

B-1-5

High Density 0.16 μ m Embedded-DRAM-ASIC Process Technology for a SoC Platform

J. Ida, H. Tanaka, K. Fukuda*, M. Takeda, H. Shinohara, N. Nakayama, E. Seo, K. Yoshida, H. Higashino, Y. Miyakawa, M. Kageyama, Y. Harada, M. Matsumoto, T. Inoue**, and F. Yokoyama

LSI Production Division, * VLSI R&D Center, ** LSI Division, OKI Electric Industry Co., Ltd.
550-1, Higashiasakawa, Hachioji, Tokyo 193-8850, Japan, Phone: +81-426-62-6696, e-mail: ida522@oki.co.jp

Introduction

An embedded-DRAM-ASIC technology enables the implementation of more functions on a single chip and is a generic process technology for a system-on-a-chip (SoC) platform. In SoC, high density memory and logic are recognized as number-one-priority [1]. Also, low power, high speed, and cost are important issues of SoC when considering process architecture.

In this paper, we discuss the implementations of the high density and low power 0.16 μ m embedded DRAM ASIC process. To achieve high density, the self-aligned contact (SAC) is a key technology to increase the DRAM macro, SRAM macro, and also logic densities. We highlight the transistor design issues related to the SAC technology for the first time. We also focus interconnect design to achieve high density and low power ASIC.

Process Integration

Figure 1 (a) and (b) show the cross sectional SEM views of the embedded DRAM cell part and high density logic part. The W-polycide dual gate is covered with the Si-nitride (SiN) film for the SAC. Only sources and drains of logic parts are salsicided with CoSi₂ (10 Ω /sq.). Thin SiN films of the sidewall and the etch stopper are used for the SAC to the gate and to the field. W-bitlines are merged to local interconnects (LI) of logic parts. It is contributed to avoiding deep contacts of the first metal. And, its shallow contact of LI also makes ease of the SAC etching to the gate and to the field at logic parts. The 8F2 of 0.22 μ m cylinder-type DRAM Cell (0.39 μ m²) is integrated with the SAC and the aggressive SRAM cell (<4 μ m²) is also realized with the SAC to the gate and the field. The logic gate density also becomes the high value up to 170kG/mm² due to the SAC. Figure 2 shows a top view of 3.49 μ m² SRAM bit cell. The nominal interconnect option of one LI, three levels fine metals, and two levels rough thick metals is provided. The FSG and the aluminum are the standard option.

To integrate the SAC, W-polycide dual gate, CoSi₂, and DRAM-cell, assignment of process windows for interdiffusions, boron penetrations, junction leakage are the critical issues [2-3]. Figure 3 shows the example of a process window on the interdiffusion. The threshold voltage shift is suppressed when the arsenic is chosen, and the temperature of the S/D RTA anneal and the furnace anneal which corresponds to the DRAM cell formation are restricted to be below 1000°C and 800°C, respectively. The V_{fb} shift, shown in Fig. 4, is reduced with the LPCVD-SiN film, compared with the PECVD-SiN film, which may be attributed to the enhancement of boron penetration by H₂ in SiN films with the SAC, as also reported recently [2-3]. The low temperature MIS-DRAM-cell-formation also needs the care to suppress the depletion, shown in Fig. 5.

Transistor Design Issue Related to SAC Structure

The optimization of a halo and a extension implantation condition is a key issue to achieve a high performance transistor. Especially, the angle of a halo should be designed to be the allowed high angle to control the short-channel effect and concurrently to reduce junction capacitance, shown in Fig. 6. However, it is restricted by the height of the neighbor gate stack. Moreover, the height of the gate stack becomes higher when the SAC is adapted because the cover

SiN film is also stacked on the gate. Therefore, we precisely check the allowed angle at the configurations of the nearest neighbor gate stacks by Monte-Carlo simulations. The stopping power of SiN, WSi₂, and polysilicon films are precisely included in the model. The results show the 30 degree is acceptable at the gate space of 0.26 μ m, and ions of the halo are blocked by the next gate stack below 0.26 μ m, shown in Fig. 7. It is also suggested by the Monte-Carlo that the stopping power of WSi₂ film determines the extent of halo ions at channel center, which contributes to a reverse short channel effect.

Those suggestions are included at the transistor design. The dual gate oxides (4.0nm/7.5nm, electrical at inversion) are used. The thin oxide is for the logic of 1.8V and the thick oxide is for the DRAM cell and the 3.3V IO-interface. The Id-V_d characteristics of 0.16 μ m MOSFET for the logic are shown in Fig. 8. The simulated t_{pd} is 26pS, which is also attributed to the reduction of junction area with the SAC. They are not leading edge, however, have the competitive performance.

High Density and Low Power Interconnect Design

To reduce the routing grid of interconnection is a key issue for a high density ASIC. The end of the line rule (extension) which is generally adapted, enlarges the routing grid of a CAD-based-ASIC. Therefore, we introduced the optical proximity correction (OPC) at LI and fine metals to reduce the shortening of the line end, shown in Fig. 9. It also contributes keeping the electromigration resistance and the high yield in case of the misalignment and realizes 0.52 μ m-ASIC-grid.

The W-bitline is used as the LI. The capacitance (C_w) of the LI is low because the film thickness is thin, compared with the aluminum. Its low C_w is beneficial from the viewpoints of t_{pd}, shown in Fig. 10, when the wire length is below 1mm, although the resistance (R_w) of LI is one order higher than that of the aluminum. Therefore, most of all logic cells can be drawn by LI, which results in the cost-effective.

The thickness of 3 levels fine metals are also designed, based on the consideration of C_w and R_w contribution to t_{pd}. It results in that C_w reduction is more beneficial than the slight R_w increase. Moreover, both the introduction of the FSG and the slight reduction of the metal thickness result in that the C_w keeps constant, compared with the 0.25 μ m generation, although the line & space reduced aggressively, shown in Fig. 11. It means that the power consumed at the interconnect is reduced directly by the scale factor.

The low CR interconnects for the global routing are provided at top 2 levels of the metals. The acceptable interconnect width (=1 μ m) is obtained, if the long line clock frequency is 300MHz which is the average target of 0.16 μ m ASIC, shown in Fig. 12.

Conclusions

The integration issues of high density 0.16 μ m embedded DRAM ASIC process technology was shown. The transistor design related to the SAC structure and the high density and low power interconnect design was highlighted.

References

- [1] R. Kramer, IEDM Tech. Digest, pp.3-7, 1999
- [2] M. Yoshida, et al., IEDM Tech. Digest, pp.41-44, 1999
- [3] M. Togo, et al., IEDM Tech. Digest, pp49-52, 1999




Fig.1 Cross sectional SEM views of the embedded DRAM cell part (a) and the logic part (b). Note: only 4 levels metals are shown.




Fig. 4 V_{fb} of Pch MOS capacitor with various hard masks.




Fig. 5 Suppression of depletion on low temperature MIS capacitor. Temperature is restricted at 750 °C. Additional Doping is necessary to suppress the depletion.




Fig. 6 Effect of halo angle. High angle makes low Na to control SCE. Low angle needs high Na and raise C_j .




Fig. 7 Results of Monte-Carlo simulations. The channel profile at channel is the same when the gate space is larger than 0.26 μm . It is also determined by the stopping power of WSi2.




Fig. 8 I_d - V_d characteristics of 0.16 μm MOSFET for Logic.




Fig. 9. ASIC metal grid with and without end of line. Reducing of shortening of line-end with OPC is also shown on top of figure.




Fig. 10 Simulated t_{pd} of wire load, aluminum vs W-LI. The latter is faster than the former below 1mm.




Fig. 11 Wire capacitance of 3 parallel lines. Metal grid of 0.16, 0.25, and 0.35 ASIC are 0.52 μm , 1.0 μm , 1.4 μm , respectively.




Fig. 12 Dependence of time constant of global wire on wire width. Al(500nm) x1.75 with width of 1 μm meets 300MHz at typical long line clock (20% of total t_{pd} is assigned to be wire delay).