B-5-1 (Invited)

A Comparison of SiO₂-Based Alloys as High Permittivity Gate Oxides

Angus I Kingon and Jon-Paul Maria

Department of Materials Science and Engineering, North Carolina State University, Raleigh, NC 27695-7919, USA

1. Introduction

As the industry is viewing the end of Si scaling, several alternative routes to high performance CMOS logic devices are being considered. In this paper, we address the issue of alternative high permittivity dielectrics to replace SiO_2 or Si-O-N dielectrics.

It is not yet clear when the alternative dielectrics will be required, i.e., the date or technology generation, as demonstrated by the current debate [1-4]. However, we assume that alternatives will be required for equivalent oxide thicknesses of 1.0 nm, or below, and this value is therefore the focus of our developmental effort.

Our project initially focused upon identifying candidate dielectric materials, considering factors such as the required process conditions; reactivity with Si and gate metal candidates under these process conditions; crystalline structure; dielectric properties; band gaps, alignment and leakage. On the basis of these considerations, a set of candidate materials were selected. In this paper, we will describe progress to date on the development of the La_2O_3 -SiO₂ and HfO₂-SiO₂ dielectric systems.

The paper is divided into two sections: the first deals with thermodynamic stability, and the second gives limited examples of properties that have been achieved.

2. Thermodynamic Stability and Reactivity.

The process conditions which the SiO_2 gate dielectric currently endures, both during the front end processing, as well as during the subsequent backend processing of contacts and connects, may be described as 'severe'. In particular, although the time at elevated temperature is usually short (several seconds), the standard process route includes a diffusion anneal typically exceeding 1000° C under reducing conditions. SiO_2 is extremely resistant to reduction, reaction, and crystallization, accounting for its excellent performance and scalability. In considering alternative dielectric systems, particularly as a direct replacement for Si, attention must be paid to these issues of thermodynamic and structural and kinetic stability [5].

The apparent crystallization temperatures for the La system are higher than those for Hf. These temperatures are dependent on film thickness and the time at elevated temperature, as shown also in Figure 1. It can be observed that the amorphous alloy with the initial composition La_2SiO_5 resists crystallization until about 60 secs at 1000° C (Figure 1). It must be noted, however, that composition of these layers may change upon heat treatment, in particular, through uptake of Si from the substrate. On the

other hand, the thin film amorphous alloy with the initial composition $HfSiO_4$ shows similar crystallinity after 60secs at only 800° C, and is well crystallized after 120 seconds. At higher temperatures, the crystallization is significantly more rapid. The results emphasize that achieving the backend temperatures of >1000° C will be difficult for the Hf system, without moving to the compositions more rich in SiO₂ [6].



Figure 1. X-ray diffraction patterns for HfSiO₄ and La₂SiO₅. Anneals performed at temperatures indicated in the lower left corner of plots.

It is worth noting that the crystalline phase in the case of the HfO_2 -SiO₂ correspond to HfO_2 . This implies that phase segregation is occurring, which is consistent with the phase diagrams for the system. The line compound $HfSiO_4$ melts incongruently, and there is a large-two phase sub-

liquidus region in the system. This is consistent with the expectation that an amorphous alloy in the HfO_2-SiO_2 system will initially phase segregate to form crystalline HfO_2 and an SiO_2 -rich alloy. The hafnon (i.e., $HfSiO_4$) crystalline phase occurs only after extended high temperature anneals due to the requirement for solid state diffusion. These same observations are also pertinent for the ZrO_2-SiO_2 system, which behaves in analogous fashion.

The are some interesting implications which follow from the above observations. The HfO2-SiO2 and La2O3-SiO2 systems are rather different from each other with respect to their phase behavior. Consequently, it is expected that a deposited amorphous alloy with the composition La₂SiO₅ will remain single phase upon annealing over a wide temperature range. In contrast, an amorphous alloy like HfSiO4 clearly phase segregates into nano or micro-regions of HfO₂ surrounded by an amorphous SiO₂-rich matrix. In related fashion, low energy deposition of HfO₂ onto SiO₂ shouldn't initially result in reaction, such reaction would only occur after crystallization of HfO2. Alternatively, deposition of La₂O₃ onto SiO₂ will result in an La-Si-O alloy provided even modest heat treatments (i.e., 800 °C for 30 seconds). These observations have recently been confirmed by medium energy ion scattering spectroscopy (MEIS) by the Rutgers group [7].

An important cautionary note should be made, viz that the process atmosphere must be controlled. For high oxygen partial pressures, oxygen diffuses through the dielectric predominantly forming SiO_2 at the Si interface. At very low partial pressures, the oxides tend to reduce, which strongly increases the reactivity with Si. The La oxide system appears to be more problematic in this respect than the Hf system. Detailed process windows, however, must still be established.

3. Summary of Properties.

The properties that can be achieved for capacitors

based upon the HfO_2 -SiO₂ and La₂O₃-SiO₂ systems are strongly dependent upon the backend process conditions. Figure 2 shows the C-V and I-V curves for an annealed capacitor with the approximate composition La₂SiO₅. This particular capacitor has an equivalent oxide thickness of ~1.4 nm. These types of result are somewhat encouraging, but implications cannot be drawn until transistors are evaluated.

4. Conclusions

The HfO_2 -SiO₂ and La_2O_3 -SiO₂ systems have been selected for more detailed study. This research has commenced in our laboratory by an investigation of the phase stability and reactivity of the systems as a function of possible process conditions.

Acknowledgments

This research is partially funded by SRC and Sematech under the auspices of the Front End Process Center (Task 616.004). The MEIS investigation was undertaken by E Garfunkel and collaborators at Rutgers University.

References

[1]. International Technology Roadmap for Semiconductors, Semiconductor Industry Association, 1999 edition.

[2]. S.-H. Lo, D. A. Buchanan, Y. Taur, and W. Wang. IEEE Electron Device Letters 18, 209-11 (1997).

[3]. E. Y.Wu, J. H. Stathis, and L-K Han, Semiconductor Science and Technology **15** 425-435 (2000).

[4]. D. A Muller et al, Nature 399 758-762 (1999).

24. Hirose, M., *et al*, Semiconductor Science and Technology, **15**, 485-490.

[5]. K. J. Hubbard, and D. G. Schlom, J Mater. Res. 11, 2757 – 2776 (1996).

[6] G. D. Wilk, R. M. Wallace, and J. M. Anthony, J. Appl. Phys. 87, 484-492 (2000).

[7]. E Garfunkel et al, unpublished results.



