# Charge Trapping in SiO<sub>x</sub>/ZrO<sub>2</sub> Gate Dielectric Stacks

M. Houssa<sup>(1,2)</sup>, M. Naili<sup>(2)</sup>, M.M. Heyns<sup>(2)</sup>, and A. Stesmans<sup>(1)</sup>

<sup>(1)</sup>Department of Physics, Katholieke Universiteit Leuven, Celestijnenlaan 200 D, B-3001 Leuven, Belgium. <sup>(2)</sup>IMEC, Kapeldreef 75, B-3001 Leuven, Belgium.

Phone: +32 16 32 72 26 Fax: +32 16 32 79 87 E-mail: michel.houssa@fys.kuleuven.ac.be

## 1. Introduction

The trapping of charge carriers in very thin  $SiO_x/ZrO_2$  gate dielectric stacks is studied. The trap generation rate and the cross section of electron traps generated in these gate stacks are extracted from the analysis of the increase of the current density observed during constant voltage stress of MOS capacitors. All the results can be consistently explained by a model based on a two stage degradation process, i.e. 1) H<sup>+</sup> release in  $ZrO_2$  by the injected electrons and 2) transport of H<sup>+</sup> in the  $ZrO_2$  layer, resulting in bond breaking and generation of ZrOH neutral trapping centers.

## 2. Experimental

 $ZrO_2$  layers were deposited by ALCVD at 300 °C using  $ZrCl_4$ and  $H_2O$  as sources [1] on n-type (100) Si wafers. The wafers had an ultra-thin chemical  $SiO_x$  layer of the order of 1 nm on top of the Si substrate prior to the deposition of the high permittivity dielectric layers. MOS capacitors were defined on the gate dielectric stacks by evaporating gold dots (5x10<sup>-3</sup> cm<sup>2</sup>) through a shadow mask.

### 3. Results and discussion

The J-V characteristics of a 1.1nm  $\text{SiO}_x/7.4$  nm  $\text{ZrO}_2$  stack recorded after different time during constant gate voltage stress (substrate injection) are shown in Fig.1. One observes that J<sub>G</sub> increases with increasing stress time at low voltage. This contribution is the stress-induced leakage current (SILC) and is due to trap-assisted tunneling through neutral electron traps generated in the gate dielectric during the stress [2]. The increase of the current density  $\Delta J(t)=J(t)-J(0)$  during constant voltage stress is shown in Fig.2 for different values of V<sub>G</sub>. One observes that the current increases with time, and that this relative increase is more important as V<sub>G</sub> is increased. The time-dependent gate current density can be modelled by the expression [3]

$$\Delta J(t, V_G) = A(1 - Exp[-(t \sigma J_{inj})/q]) + \beta(V_G) t^{\delta}$$
(1).

The first term of Eq.(1) accounts for the build-up of charges in the gate dielectric, where  $\sigma$  is the trap cross section and  $J_{inj}$ the current density injected into the gate dielectric during the stress and the second term takes into account the SILC contribution to the gate current which increases with time according to a power law [4] with  $\beta(V_G)$  the trap generation rate. Solid lines in Fig.2 are fits to the data using Eq.(1);  $\sigma$  and  $\beta$  can be extracted from these fits.

The normalized trap generation rate  $\alpha = (\beta t^{\delta}_{stress})/Q_{inj}$  is shown in Fig.3 as a function of V<sub>G</sub> for a 1.1 nmSiO<sub>x</sub>/7.4 nm ZrO<sub>2</sub> gate stack as well as for a reference thermal (2.7 nm)

SiO<sub>2</sub> layer. One observes that  $\alpha$  varies exponentially with V<sub>G</sub> and that the relative increase in  $\alpha$  is reduced in the SiO<sub>x</sub>/ZrO<sub>2</sub> stack as compared to the SiO<sub>2</sub> layer. These results can be explained by the following two step degradation model [5-7]: electrons tunneling through the gate stack and arriving at the anode with an energy qV<sub>G</sub> (ballistic regime) may release H<sup>+</sup>, provided that qV<sub>G</sub> is larger than the threshold energy E<sub>th</sub> for H<sup>+</sup> generation in the gate dielectric. The protons are next accelerated toward the cathode by the electric field E in the gate dielectric, leading to the breaking of bridging O bonds and the trapping of H<sup>+</sup> at the resulting ZrO or SiO sites. This model leads to the following epression for  $\alpha$ 

$$\alpha = \alpha_o Exp[(qV_G - E_{th})/E_{th}]Exp[(ql_{hop}E - E_a)/k_BT]$$
(2)

where  $l_{hop}$  is the hopping distance for H<sup>+</sup> transport in the gate dielectric [5] (see Table I) and E<sub>a</sub> is the activation energy for H<sup>+</sup> transport and bond breaking. The solid lines in Fig. 3 are fits to the data using Eq.(2) with E<sub>th</sub> as a free parameter (see Table I). The agreement between the data and the model is excellent. The smaller relative increase of  $\alpha$  in SiO<sub>x</sub>/ZrO<sub>2</sub> can be explained by the fact that the electric field E in the high permittivity dielectric is much smaller than in the thermal SiO<sub>2</sub> layer, leading to the reduction of H<sup>+</sup> diffusion and bond breaking in the high permittivity gate stack.

The temperature dependence of  $\Delta J(t)$  in the ZrO<sub>2</sub> gate stack is illustrated in Fig.4. From these data, the temperature dependence of  $\alpha$  can be extracted using Eq.(1);  $\alpha$  is presented in Fig. 5 as a function of 1/T. Solid lines are fits to the data using Eq.(2) with E<sub>a</sub> as a fitting parameter (Table I). One can see that the temperature dependence of  $\alpha$  is also consistent with the degradation model discussed above.

The trap cross sections  $\sigma$  extracted from Fig. 2 are given in Table I for SiO<sub>x</sub>/ZrO<sub>2</sub> and SiO<sub>2</sub>. The quite small value of  $\sigma$  in the high permittivity gate stack suggests that traps are most probably generated in the ZrO2 layer. As a matter of fact, the cross section of a neutral center with polarizability  $\alpha_D$  in a medium of dielectric constant  $\varepsilon$  varies like  $\sigma \sim (\alpha_D / \varepsilon^2)^2$  [8]. The trap cross section  $\sigma$  is presented in Fig. 6 as a function of the ratio  $\alpha_D/\epsilon^2$  on a log-log scale (data obtained on a TiO<sub>2</sub> gate stack are also shown). Consistently with the model discussed above, we assumed that the neutral traps generated in the gate delectric are respectively SiOH, ZrOH and TiOH centers (the values of  $\alpha_D$  and  $\varepsilon$  are given in Table I). From Fig. 6, one can see that  $\sigma$  behaves like a power law with  $(\alpha_D / \epsilon^2)$ , with an exponent equal to 2.06±0.01. The agreement between the experimental results and theory is very good and suggests that traps generated during the stress of the high permittivity gate stacks are ZrOH or TiOH neutral centers.

## 4. Conclusions

The trapping of charge carriers during constant voltage stress of  $SiO_x/ZrO_2$  gate dielectric stacks has been investigated. We have shown that the trap generation rate in these gate stacks can be explained by a degradation model which takes into account the release of H<sup>+</sup> protons close to the anode by the injected electrons and the subsequent transport of H<sup>+</sup> in the high permittivity dielectric, resulting in bond breaking and trap generation. The cross section  $\sigma$  of these trapping centers has been estimated to be about  $2x10^{-18}$  cm<sup>2</sup>. From the analysis of  $\sigma$ , we have shown that these neutral traps are probably ZrOH centers generated during the transport of H<sup>+</sup> in the ZrO<sub>2</sub> layer.

#### References

- [1] M. Copel, M. Gribelyuk, and E. Gusev, Appl. Phys. Lett. 76, 436 (2000).
- [2] J. De Blauwe, J. Van Houdt, D. Wellekens, G. Groeseneken, and H. Maes, IEEE Trans. Electron Devices 45, 1745 (1998).
- [3] T. Nigam, R. Degraeve, G. Groeseneken, M.M. Heyns, and H. Maes, Proc. 37<sup>th</sup> Intern. Reliab. Phys. Symp. (IEEE, Piscataway, 1999), p.381.
- [4] K. Okada, H. Kubo, A. Ishinaga, and K. Yoneda, Techn. Digest of VLSI Symp, (IEEE, Piscataway, 1998), p. 158.
- [5] F.B. McLean, IEEE Trans. Nucl. Sci. 37, 1624 (1990).
- [6] D. Arnold, E. Cartier, and D.J. DiMaria, Phys. Rev. B 49, 10278 (1994).
- [7] V. Afanas'ev and A. Stesmans, J. Electr. Soc. 146, 3409 (1999).
- [8] K.C. Kao and W. Hwang, *Electrical Transport in Solids* (Pergamon Press, London, 1981).

Table I. Hopping distance for H<sup>+</sup> transport ( $l_{hop}$ ), electron threshold energy for H<sup>+</sup> release ( $E_{th}$ ), activation energy for H<sup>+</sup> transport ( $E_a$ ), trap cross section ( $\sigma$ ), polarizability of OH related centers ( $\alpha_D$ ) and dielectric constant ( $\epsilon$ ) of SiO<sub>2</sub> and SiO<sub>3</sub>/ZrO<sub>2</sub> gate dielectric layers.

Sample	l <sub>hop</sub> (Å)	E <sub>th</sub> (eV)	E <sub>a</sub> (eV)	σ (cm <sup>2</sup> )	$\begin{pmatrix} \alpha_D \\ (Å^3) \end{pmatrix}$	з
SiO <sub>2</sub>	2.5	1.4	0.6	1.5x10 <sup>-16</sup>	3.13	3.9
SiO <sub>x</sub> /ZrO <sub>2</sub>	2.8	1.1	0.5	2.0x10 <sup>-18</sup>	5.51	15.3



Fig. 1. Current-voltage characteristics of a 7.4 nm  $ZrO_2$  layer recorded after different time during constant gate voltage stress at 3.5 V.



Fig. 4. Time dependence of the current density increase  $\Delta J$  of a 7.4 nm ZrO<sub>2</sub> layer from room temperature up to 75 °C. Solid lines are fits to the data using Eq.(1).



Fig. 2. Time-dependence of the current density increase  $\Delta J$  of a 7.4 nm ZrO<sub>2</sub> layer. Solid lines are fits to the data obtained by using Eq.(1).



Fig. 5. Trap generation rate  $\alpha$  as a function of the inverse of temperature of a 7.4 nm ZrO<sub>2</sub> layer and a 2.7 nm SiO<sub>2</sub> layer. Solid lines are fits to the data using Eq.(2).



Fig. 3. Trap generation rate  $\alpha$  vs gate voltage stress of a 7.4 nm ZrO<sub>2</sub> layer and a 2.7 nm SiO<sub>2</sub> layer. Solid lines are fits to the data using Eq.(2).



Fig. 6. Trap cross section  $\sigma$  as a function of the ratio ( $\alpha_D/\epsilon^2$ ) on a log-log scale for SiO<sub>2</sub>, ZrO<sub>2</sub> and TiO<sub>2</sub> gate layers. The solid line is a power law fit.