

## C-6-3

# Simulation of Positive Oxide Trapped Charge Induced Leakage Current and Read-Disturb in Flash EEPROMs

N.K. Zous, C.W. Tsai, L.P. Chiang, C.C. Yeh and Tahui Wang  
 Department of Electronics Engineering, National Chiao-Tung University  
 Hsin-Chu, Taiwan, ROC  
 email: wang@jekyll.ee.nctu.edu.tw fax: 886-3-5724361

## Abstract

The mechanisms and transient behavior of hot hole stress induced leakage current (SILC) in tunnel oxides are investigated. A charge separation technique is used to characterize individual electron and hole components in SILC. A time-dependent positive trapped charge assisted tunneling model is developed. Related read-disturb characteristics in flash EEPROMs due to hot hole SILC are measured and simulated.

## Introduction

Hot hole stress during erase is generally believed to be the major cause of SILC and data retention degradation in flash EEPROMs. In this work, the role of positive oxide trapped charge in SILC and its significance to read-disturb in flash EEPROMs will be characterized and calculated.

Conventional gate n-MOSFET's with a long source edge were used to measure hot hole SILC directly. The devices have a gate length of  $0.7\mu\text{m}$  and a tunnel oxide thickness of  $90\text{\AA}$ . After edge FN stress or negative gate bias channel FN stress, we observe a *stress induced substrate current* as well as SILC (Fig.1). We will show by numerical simulation that the low-field substrate current ( $I_b$ ) arises from positive oxide charge ( $+Q_{ox}$ ) detrapping. In Fig. 2, we plot the stress induced  $I_b$  versus SILC at different stress times. A linear correlation between them is noticed, no matter by either channel FN stress or edge FN stress. This correlation provides evidence that the SILC is related to  $+Q_{ox}$  creation. BTBT hot hole injection and anode hot hole injection are the responsible mechanism for  $+Q_{ox}$  generation in the two stresses, respectively.

Various SILC components in a hot hole stressed oxide are illustrated in Fig. 3.  $I_{cat}$  denotes positive oxide charge assisted electron tunneling current,  $I_h$  represents positive oxide charge detrapping current and  $I_e$  is negative oxide charge detrapping current. In the current stress conditions,  $I_e$  is negligible, as compared to  $I_{cat}$  and  $I_h$ . At a positive measurement gate bias,  $I_{cat}$  flows from the gate to the source and the drain while  $I_h$  flows to the substrate. By using a charge separation technique (Fig. 4), we can obtain the electron current component ( $I_{cat}$ ) and hole current component ( $I_h$ ) separately.

## Hot Hole SILC Modeling

In our model, a Coulombic potential well (Eqs. (1) and (2) in Fig. 3) caused by a positive trapped charge is incorporated in the electron tunneling barrier. The transient effect of the electron and hole leakage currents  $I_{cat}$  and  $I_h$  can be formulated by Eqs. (6) and (7). The parameters used in simulation are shown in Fig. 3. To our knowledge, *this is the first time to simulate the transient response of  $+Q_{ox}$*

*induced leakage current* and corresponding read-disturb behavior.

The time-dependence of  $I_g$  and  $I_b$  at different measurement oxide fields are shown in Fig. 5. The symbols represent measurement data and the solid lines are from simulation. A careful study reveals that the hot hole SILC (mostly electron tunneling current  $I_{cat}$ ) and  $I_b$  (hole tunneling current) exhibit slightly different time-dependence, i.e.,  $I_b \propto t^{-1}$  and  $I_g \propto t^{-n}$  with  $n < 1$ . The  $t^{-n}$  time-dependence of  $I_g$  was also reported by other groups ( $n=0.7$ ) [1]. Fig. 6 shows the field dependence of the various leakage current components in an edge FN stressed device. The measured hole detrapping current ( $I_b$ ) is nearly independent of oxide field, in agreement with the calculated result. In contrast,  $I_g$  exhibits a stronger field dependence. The reason is that the major part of the  $I_g$  is electron tunneling current, which has a smaller effective tunneling barrier.

## Read-Disturb Characteristics

The read-disturb characteristic due to the transient effect of the hot hole SILC is simulated. In Fig. 7, a threshold voltage change ( $\Delta V_t$ ) in a flash EEPROM due to the SILC transient is plotted. Note that from the tunneling front model  $\Delta V_t$  resulting from oxide charge trapping/detrapping should be linearly proportional to the logarithm of time [2]. Our simulated power-law dependence in Fig. 7 is attributed to the  $I_{cat}$  component, which has a  $t^{-0.75}$  dependence around  $E_{ox}=5\text{MV/cm}$ . The slope in Fig. 7 is therefore about  $(1-n)=0.25$ . In Fig. 8, we measured the  $\Delta V_t$  versus read-disturb time in a stacked gate flash EEPROM device ( $t_{ox}=90\text{\AA}$ ) after  $10^5$  P/E cycles. Edge FN erase is used in the cycling stress. A power-law relationship is obtained with a power factor about 0.3. A similar measurement result with a power factor of 0.28 was reported by Kato et al for  $t_{ox}=85\text{\AA}$  [3].

## Conclusion

We conclude that  $+Q_{ox}$  creation plays an important role in SILC and related read-disturb characteristics in channel FN and edge FN erase conditions. A power-law dependence of  $\Delta V_t$  on read-disturb time, resulting from the transient effect of  $I_{cat}$ , is derived from our numerical simulation. Stress induced low-field  $I_b$  can be used as a monitor of positive charge assisted tunneling current.

- [1] A Meinertzhagen et al, JAP, VOL.84, p.5070, 1998
- [2] S. Manzini and A. Modelli, in Insulating Films on Semiconductor, Elsevier Science Publishers, North-Holland, p.112, 1983
- [3] M. Kato et al, IEDM Tech.Dig., p.45, 1994
- [4] Z.A. Weinberg, Solid-State Electronics, Vol.20, p.11, 1997




Fig. 1  $I_g$  and  $I_b$  versus gate bias in n-MOSFET's before and after hot hole stress.  $t_{ox}=90\text{\AA}$ .




Fig. 2 Stress induced substrate current versus SILC measured at different stress times. The oxide field in measurement is 3 MV/cm and 5 MV/cm, respectively.




Fig. 6 Field dependence of electron tunneling current ( $I_{cat}$ ), substrate current ( $I_h$ ) and gate current ( $I_g=I_{cat}+I_h$ ). Negative oxide charge detrapping current is negligible. The symbols represent measurement data points at  $t=0.2\text{sec}$  and the lines are from simulation.

### (a) positive oxide charge assisted tunneling

$$\Phi(x) = \Phi_0 - E_0 - E_{ox}x - \Phi_{Coul} - \Phi_{Image}$$

$$\Phi_{Coul}(x) = \frac{q}{4\pi\epsilon|x-x_h|}$$

$$T_1 = \exp(-4\pi \int_{x=0}^{x=x_h} (2m_e\phi(x)/h^2)^{1/2} dx)$$

$$J(x_h) = kE_{ox}^2 T_1(x_h) \quad [4]$$

### (b) time-dependence

$$\tau(x_h) = \tau_0 \exp\left(\frac{8\pi(2m_h)^{1/2}}{3qh} \frac{E_t^{3/2} - (E_t - qE_{ox}x_h)^{3/2}}{E_{ox}}\right)$$

$$I_{cat}(t) = AN_h \sigma \int_0^{t_{ox}} J(x_h) \exp(-t/\tau(x_h)) dx_h \quad \text{for } T_2 \gg T_1$$

$$I_h(t) = qAN_h \int_0^{t_{ox}} \frac{\exp(-t/\tau(x_h))}{\tau} dx_h$$




Fig. 3 Numerical simulation of SILC and substrate current in a n-MOSFET by hot hole stress.  $I_{cat}$  denotes positive oxide charge assisted tunneling current.  $I_h$  represents positive oxide detrapping current.  $T_1$  and  $T_2$  are the electron tunneling probability.  $E_0$  is the first quantization level in the inversion layer [4].  $\tau$  is the positive oxide charge tunneling time.  $N_h$  is the volumetric positive oxide charge concentration.  $A$  is the area of the stress region. Other variables have their usual definitions.




Fig. 4 Illustration of a charge separation technique.




Fig. 7 Simulated threshold voltage shift versus read-disturb time in a flash EEPROM from the SILC in Fig. 5.  $E_{ox}=5\text{MV/cm}$ . A power law dependence is obtained with a power factor about 0.25.




Fig. 5 Simulated and measured  $I_g$  and  $I_b$  transients in a n-MOSFET by edge FN stress. The measurement field is 4.2 MV/cm, 5.0 MV/cm and 6.0 MV/cm, respectively. The symbols represent measurement data points and the lines are from simulation.




Fig. 8 Measured threshold voltage shift versus read-disturb time in a stacked gate flash EEPROM after  $10^5$  P/E cycles. Hot electron program and edge FN erase are used. The read-disturb field is about 5 MV/cm. The power factor is about 0.3.