LE-2-6

Sub-2nm Equivalent SiO₂ Thickness Ta₂O₅ for Gate Dielectric Using RTA+UV/O₃

Akihisa Yamaguchi, Takayuki Aoyama and Toshihiro Sugii Fujitsu Laboratories Ltd., 10-1 Morinosato-Wakamiya, Atsugi 243-0197, Japan Phone: +81-46-250-8246, Fax: +81-46-250-8804, E-mail: ayamag@han.flab.fujitsu.co.jp

1. Introduction

MOSFET dimensions are scaled down to obtain high speed, lower voltage and high density circuits. In the sub-0.1um gate length generation, ultra-thin SiO_2 is required to satisfy the scaling rule. However, since ultra-thin SiO_2 has high leakage current, we have to develop high-k insulator for gate dielectric.

Chemical vapor deposited Ta_2O_5 film is one of the most promising candidates for high-k gate dielectric[1]. We consider that Ta_2O_5 film has to meet two conditions to be used as gate dielectric. Firstly, Ta_2O_5 has high dielectric constant in crystalline state[2]. Ta_2O_5 after deposition is amorphous and we have to crystallize Ta_2O_5 with annealing. Secondly, since crystalline Ta_2O_5 has many O-vacancies which work as leak passes[3], oxidation process is needed.

Though rapid thermal oxidation (RTO) process satisfies these two condition, this method has the limit for obtaining thin equivalent SiO₂ thickness(Teq). Fig.1 shows Teq dependence on RTO temperature for 7.2nm physical thickness Ta₂O₅. The thinnest Teq was obtained at 800°C. Fig.2 shows XRD spectra of the samples shown in Fig.1. It was observed that crystallization occurred at 800°C. These two results confirmed that crystallization increased dielectric constant and implied that RTO grew SiO₂ in Ta₂O₅/Si interface and increased Teq at over 800°C. It was considered that RTO caused SiO2 growth in Ta2O5/Si interface at around 800°C and thinner Teq should be obtained by another annealing method without SiO₂ growth. We intended to break through this problem and obtain thin Teq using RTA+ultraviolet O3 oxidation (UV/O3). The schematic illustration of RTO and RTA+UV/O3 are shown in Fig.3. Our new method crystallizes Ta2O5 with RTA and oxidizes Ta2O5 with UV/O3. There are no SiO2 growth during RTA without oxygen. Compared to RTO, UV/O3 reduces SiO2 growth because O-radicals are capable to oxidize Ta2O5 at lower temperature than by RTO and oxidation rate of Si is lowered with lower temperature.

2. Experiment

Fig.4 shows the process flow. We use p-type Si(100) wafer for the substrate. After cleaning the wafer with HF solution, SiO₂ layer was fabricated on the substrate to stabilize Si surface. From the point of view that Teq should be as thin as possible, chemical oxide was grown by hot solution (HCl + $H_2O_2 + H_2O$). Ta2O5 layer with 5-11nm thickness was deposited on SiO2 layer by LPCVD using Ta(OC_2H_5)_5 and O_2 at 480 $^\circ\!\!C.$ The thickness of Ta2O5 was measured by ellipsometry (the index=2[4]). After depositing Ta₂O₅, crystallization of Ta₂O₅ was done by RTA in Ar gases at 800C for 30sec. For reference sample, we crystallized Ta2O5 with RTO at 800°C for 30sec. Next we oxidized Ta2O5 annealed by RTA using UV/O3. MIS diodes were fabricated using Pt sputtering on Ta2O5. The diode pattern was 0.1mm Φ circle. Finally, sinter process was performed. For comparison, conventional 2.1nm Teq SiON reference diode was fabricated.

3. Results and Discussion

Firstly, we intended to optimize UV/O_3 conditon. The most important goal was to obtain thin Teq. It is considered that Teq becomes thick during UV/O_3 process because Si is oxidized by O-radical. For optimum UV/O_3 condition, no increase of Teq should be observed after UV/O₃ process. Fig.5 shows Teq at various UV/O₃ temperatures for 10.5nm physical thickness Ta₂O₅. UV/O₃ time was 2 minutes. Teq after UV/O₃ at the temperature from 150 °C to 350 °C was 2.5nm and it was clearly superior to that gained after RTO (3.3nm). It is concluded that UV/O₃ at the temperature from 150 °C to 350 °C suppressed SiO₂ growth in Ta₂O₅/Si interface and RTO promoted 0.8nm SiO₂ growth in Ta₂O₅/Si interface. Secondly, we determined the optimum condition for the leakage current. Fig.6 shows the leakage currents of the samples shown in Fig. 5 at the temperature from 150 °C to 350 °C which were the optimum conditions for Teq. The leakage current tended to be lower as temperature became higher, which showed that the optimum UV/O₃ condition was 350 °C and 2 minutes for 10.5nm physical thickness Ta₂O₅.

Fig. 7 shows Teq at various Ta2O5 physical thickness. In the case of RTO, Teq in the thin region (Ta2O5 physical thickness was around 6nm) was almost same as Teq in the thick region (Ta2O5 physical thickness was around 10nm). This is because O2 reached to Si substrate as Ta2O5 became thin and SiO₂ growth was promoted and dominant at the same oxidation condition. The same effect occurred in UV/O3 process. In the case that UV/O3 temperature was 350°C, the change of Teq in the thin region was not large compared to Teq in the thick region. We avoided this problem with reducing UV/O3 temperature from 350℃ to 300℃ to turn down oxidation power. As a result, Teq became thinner at 300°C than at 350°C in the thin region. As shown by the Teq line in Fig.7, the limitation of RTO process was broken through using RTA+UV/O3. Finally, sub-2nm Teq was obtained in 5.3nm Ta₂O₅ physical thickness.

Fig. 8 shows the leakage currents of Ta_2O_5 and SiON. Teq of Ta_2O_5 was 2nm and that of SiON was 2.1nm. Leakage current of Ta_2O_5 was 2-orders of magnitude lower than that of almost the same Teq SiON.

4. Conclusion

We broke through the limit of RTO process using RTA $+UV/O_3$ method to anneal Ta₂O₅ gate dielectric. We realized sub-2nm Teq Ta₂O₅ as making Ta₂O₅ thin and controling UV/O₃ condition. We showed the superiority of leakage current of Ta₂O₅ compared to almost the same Teq SiON. Ta₂O₅ with 2nm Teq had 2-orders of magnitude lower leakage current than SiON with 2.1nm Teq.

References

- [1]. Y. Momiyama et al., VLSI Tech. Dig. 135 (1997).
- [2]. A. Chatterjee et al., IEDM Tech. Dig. 777 (1998).
- [3]. J. V. Grahn et al., J. Appl. Phys. 84, 1632 (1998).
- [4]. H. Shinriki et al., J. Electrochem. Soc. 145, 9 (1998).



Fig. 7 Ta2O5 physical thickness and Teq.

Fig.8 Leakage current of 2 kinds of gate dielectric (2nm Teq Ta2O5 and 2.1nm Teq SiON).

