

**A-1-1 (Invited)****Recent Progress in High-k Dielectric Films for ULSIs****Sang In Lee**

Semiconductor R&D Division, Samsung Electronics Co., Ltd.  
 San #24, Nongseo-Ri, Kiheung-Eup, Yongin-City, Kyunggi-Do, Korea, 449-711  
 Tel: 82-31-209-6318, Fax: 82-31-209-3319, e-mail: silee215@samsung.co.kr

**1. Introduction**

The ITRS specifies a rapid scaling of ULSI device in the next decade. The most important technology to scale the device is related to high-k dielectric which is capable of replacing SiO<sub>2</sub> on silicon for CMOS and Nitride/Oxide (NO) capacitor dielectric for DRAM. In this talk, few key questions and some plausible answers for gate dielectric of CMOS and capacitor one of DRAM will be described. Promising candidates of high-k dielectric as well as atomic layer deposition (ALD), most favorable technique for the growth of high-k dielectric films, will be introduced.

**2. Requirements for High-k Gate Dielectric for CMOS**

For a planer CMOS with 70nm node and beyonds, the gate dielectric EOT is required to be 8 - 12Å according to ITRS roadmap. The intensive research has been made on high-k and NO stack gate dielectric because the scaling limit of gate oxide (SiO<sub>2</sub>) is believed to be 12Å by considering the gate tunneling leakage and DC performance degradation.[1] The general requirements for high-k gate dielectrics are listed in Table 1. First, dielectric constant over 15 and the thermal stability on silicon are desired. Second, the amorphous high-k dielectric is preferred because the polycrystalline high-k gate dielectric may lead to higher leakage current due to grain boundaries as current paths and a lattice mismatch with silicon. Third, a fixed charge generation resulting in flatband voltage ( $V_{fb}$ ) shift should be disclosed.

**3. Requirements for High-k Capacitor Dielectric for DRAM**

A considerable attention has been paid to develop a storage capacitor for the next generation of conventional NO dielectric in order to satisfy sufficient cell capacitance. There are two major requirements for the high-k capacitor dielectric in terms of material properties. Large dielectric constant is favorable to provide sufficient capacitance in the limited capacitor area. Also, the leakage current through the dielectric must be low enough to prevent the refresh problems. Besides material properties, the deposition method of high-k dielectric film on the complicated three-dimensional structure is required to be available. The dielectric constant of high-k candidate oxides for capacitor integration are listed in Table 2.

**4. Aluminum Oxide for CMOS and DRAM**

Even though Al<sub>2</sub>O<sub>3</sub> film is an attractive material as gate dielectric due to the excellent thermal stability with silicon[2], the application of Al<sub>2</sub>O<sub>3</sub> film as gate dielectric suffered from the  $V_{fb}$  shift caused by fixed charge.[3] As shown in Fig. 1, the negative fixed charge in Al<sub>2</sub>O<sub>3</sub> film induced not only  $V_{fb}$  shift but also degradation in the channel mobility of MOS transistor.

Recently, metal-insulator-silicon (MIS) capacitor integration has been applied into mass production based high density DRAM. Even though Ta<sub>2</sub>O<sub>5</sub> film is a major high-k dielectric for the MIS capacitor integration, SiON film is required between Ta<sub>2</sub>O<sub>5</sub> and storage poly Si node in order to prevent reaction. The technical trend of scaling for MIS Ta<sub>2</sub>O<sub>5</sub> capacitor is the integration of metal-insulator-metal (MIM) Ta<sub>2</sub>O<sub>5</sub>, which requires

Al<sub>2</sub>O<sub>3</sub> encapsulating barrier layer for preventing hydrogen attack during ILD and alloy process.[4] As an alternative high-k dielectric, Al<sub>2</sub>O<sub>3</sub> film has been suggested because of excellent insulating property and thermal stability on Si.[4, 5, 6] As shown in Fig. 2, fully working 1Gbit DRAMs with design-rule of 0.15 and 0.13 $\mu$ m were fabricated with SIS Al<sub>2</sub>O<sub>3</sub> and MIS Al<sub>2</sub>O<sub>3</sub> capacitors, respectively.

**5. Doped Aluminum Oxide**

The MIM Ta<sub>2</sub>O<sub>5</sub> capacitor requires the changing of the storage node material from poly Si to metal, which suffers from the significant modification of full integration scheme of DRAM. Alternatively, the extendibility of MIS Al<sub>2</sub>O<sub>3</sub> capacitor can be achieved by simple doping into Al<sub>2</sub>O<sub>3</sub> film because it can improve insulating property as well as enhance dielectric constant. Simple modification of dielectric film does not require any change of integration scheme, unlikely to the case of Ta<sub>2</sub>O<sub>5</sub> capacitor. Fig. 3 and Fig. 4 show the improved I-V characteristics of Ti and Hf doped Al<sub>2</sub>O<sub>3</sub> capacitor, respectively. Additionally, it was reported that the Zr doped Al<sub>2</sub>O<sub>3</sub> film has improved insulating property.[7]

For the high-k gate dielectric for CMOS technology, Hf doped Al<sub>2</sub>O<sub>3</sub> film can be promising candidate because both drawbacks of HfO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub>, which are polycrystalline phase and fixed charge, respectively, can be suppressed. Moreover, demand for the further scaling will be potentially satisfied with higher dielectric constant which can be easily adjusted by increasing amount of dopant.

**6. ALD Technique for High-k Dielectric Growth**

ALD is known as the most adequate technique for thin film growth because of its nature of surface controlled process and has excellent characteristics of uniformity, step coverage, exquisite thickness control, stoichiometry, and delta-doping capability.[8] Ti, Hf, and Zr doped Al<sub>2</sub>O<sub>3</sub> film can be deposited by using ALD. Also, SiN layer of NO stack gate dielectric requires atomic level thickness controllability, which can be accomplished by only ALD. Furthermore, the dielectric films with k over 100 such as SrTiO<sub>3</sub>, (Ba,Sr)TiO<sub>3</sub>, and SrTiO<sub>3</sub>/BaTiO<sub>3</sub> nanolaminate may need to utilize the advantage of ALD technique. Fig. 5 shows TEM image of nanolaminate dielectrics grown by ALD technique.

**7. Conclusion**

Requirements and plausible solutions of high-k gate dielectric for CMOS and capacitor dielectric for DRAM were discussed. Hf or Ti doped Al<sub>2</sub>O<sub>3</sub> film can be promising candidate in terms of thermal stability and compatibility with silicon. Most of promising high-k dielectrics can be grown by ALD, which is the most adequate technique of the thin film process for ULSIs.

**Acknowledgments**

The authors would like to thank IPS Co. in Korea and Genus in USA for their sincere support to the deposition of high-k films by using ALD technique.

**References**

[1]. B. Yu, et. al., Symp. on VLSI Tech., p. 9 (2001).  
 [2]. E. P. Gusev, et. al., Appl. Phys. Lett. 76, p.176 (2000).  
 [3]. J. H. Lee, et. al., IEDM, p. 645 (2000).  
 [4]. Y. K. Kim, et. al., IEDM, p. 369 (2000).  
 [5]. I. S. Park, et. al., Symp. on VLSI Tech., p. 42 (2000).  
 [6]. Y. K. Kim, et. al., Symp. on VLSI Tech., p. 52 (1998).  
 [7]. L. Manchanda, SSDM, p. 150 (1999).  
 [8]. Y. Kim, et. al., Appl. Phys. Lett. 71, p.3604 (1997).

Table 1. Requirements for high-k gate dielectrics.

Criteria	Target	Requirements
EOT	$\leq 10 \text{ \AA}$	Dielectric Constant $\geq 15$
LKG	$< 1 \text{ A/cm}^2$	Bandgap $E_g > 5 \text{ eV}$ , CB Offset $> 1 \text{ eV}$
Thermal Stability	No Reduction and No Silicidation	Si+MOx $\rightarrow$ M+SiO <sub>2</sub> ; $\Delta G > 177 \text{ kJ/mol}$ 270(Al <sub>2</sub> O <sub>3</sub> )/200(HfO <sub>2</sub> )/177(ZrO <sub>2</sub> ) Si+MOx $\rightarrow$ MSi <sub>x</sub> +SiO <sub>2</sub> ; $\Delta G > 0 \text{ kJ/mol}$ Higher Heat of Formation ; $ \Delta H_f  \geq 911 \text{ kJ/mol}(\text{SiO}_2)$ 1676(Al <sub>2</sub> O <sub>3</sub> )/1134(HfO <sub>2</sub> )/1096(ZrO <sub>2</sub> )
$\Delta V_{fb}$	$< 10 \text{ mV}$	Less Oxide Trap Charge
Dit	$< 10^{11} / \text{eVcm}^2$	Amorphous Phase (Interface with Si-sub.)
Mobility	$> 90\%$ of SiO <sub>2</sub>	Less Fixed and Interface Trap Charge Less Metal Impurity in Si-substrate

Table 2. Dielectric constants of high k candidate dielectrics..

	SiO <sub>2</sub>	Al <sub>2</sub> O <sub>3</sub>	ZrO <sub>2</sub>	HfO <sub>2</sub>	Ta <sub>2</sub> O <sub>5</sub>	TiO <sub>2</sub>	SrTiO <sub>3</sub>	BST
Dielectric constant	3.9	10	20	22	25	60	100	>200




Fig. 2. (a) Cross sectional SEM micrograph of cell array in 0.13μm design rule based 1Gbit DRAM with Al<sub>2</sub>O<sub>3</sub> capacitor. (b) TEM micrograph of applied SIS Al<sub>2</sub>O<sub>3</sub> capacitor, (c) TEM micrograph of applied MIS Al<sub>2</sub>O<sub>3</sub> capacitor.




Fig. 1. Comparison of (a) C-V curves and (b) Normalized transconductance (Gm) of nMOSFET with Al<sub>2</sub>O<sub>3</sub> and SiO<sub>2</sub> gate dielectrics.




Fig. 3. Comparison of I-V characteristics of Al<sub>2</sub>O<sub>3</sub> and Ti doped Al<sub>2</sub>O<sub>3</sub> capacitor with identical EOT of 30Å.




Fig. 4. Comparison of I-V characteristics of Al<sub>2</sub>O<sub>3</sub> and Hf doped Al<sub>2</sub>O<sub>3</sub> gate dielectrics.



Fig. 5. TEM micrograph of nanolaminate dielectrics grown by ALD technique.