B-4-1

Enhanced Negative-Bias-Temperature Instability of P-Channel MOSFET by Plasma Charging Damage

Da-Yuan Lee1, Hromg-Chih. Lin2 *, Meng-Feng Wang1, Min-Yu Tsai1, Tiao-Yuan Huang1,2, and Tahui Wang1

1Institute of Electronics, National Chiao Tung University, 1001 Ta-Hsueh Rd., Hsin-Chu 300,Taiwan
2 National Nano Device Laboratories, 1001-1 Ta-Hsueh Rd., Hsin-Chu 300, Taiwan *FAX: 886-3-5722715; Email: hclin@ndl.gov.tw

1.Introduction

Negative-bias-temperature instability (NBTI) represents one of major reliability concerns for deep sub-micron PMOS transistors [1] – [4]. Recently, it was shown that the plasma charging damage could potentially worsen the situation [5]. However, more detailed information, such as the effects of antenna size, charging polarity, and the device location on the wafer, is still lacking. In this study, we address these issues by fabricating and characterizing antenna devices. Some interesting results were obtained, which would help clarify the role of plasma charging in affecting the NBTI characteristics of PMOS transistors.

2.Experimental

P-channel MOS transistors with p+ poly-Si gate were fabricated on 6-inch wafers. Gate oxide thickness was 3.4 nm, as verified by n&k analyzer on the monitor wafers before poly-Si deposition, and also confirmed by CV measurements. Metal antennas with various antenna area ratios (AAR) were attached to the gate. Detailed structural parameters for the devices characterized in this work are given in Table 1. After metal patterning, the remaining photoresist was stripped off in a down-stream plasma asher, which has been identified and fully characterized to be the step responsible for the observed plasma damage in our previous works [6][7]. Using the CHARM-2 sensor, we have shown that the plasma potential has a concave-shape distribution over the wafer surface, as shown in Fig.1 [6]. Such non-uniform plasma would lead to severe negative plasma charging at the wafer center, and positive plasma charging at the wafer edge.

To evaluate the device degradations due to the bias-temperature stress, the devices were subjected to stress conditions with negative gate bias (-3.5V – -3.9 V) and elevated temperature (100 – 150°C). During the stressing, drain/source and substrate were all grounded. The device parameters, including threshold voltage (Vth), transconductance, and gate leakage current, were measured using an HP4145B parameter analyzer before and after the BT stressing.

3.Results and Discussion

Figure 2 shows the threshold voltage shift due to BT stressing as a function of stress time at different temperatures for devices with AAR of 1K. Clearly, larger shift in Vth is observed at higher temperature. In addition, the NTBI is further worsened when a larger antenna is attached, as shown in Fig.3. This trend confirms the observation reported in Ref.5.

In order to understand the effects in more detail, we investigated their dependence on device location. Figure 4 shows Vth of devices as a function of device location before BT stressing. It is very interesting to find that |Vth| values for devices with AAR of 60K are smaller than those of devices with AAR of 1K. This implies that more electron traps were generated in larger antenna devices during device fabrication. Nevertheless, more shift in Vth after BT stressing is observed when antenna size is increased. The results are shown in Fig.5 as a function of device location. It should be noted in this figure that the Vth shift is larger for devices at the wafer center and the edge, indicating that both negative (wafer center) and positive (wafer edge) plasma charging could enhance the NTBI. Vth values of the devices after BT stress are shown as a function of device location in Fig.6. Contrary to the trend shown in Fig.4, the |Vth| values for larger antenna devices now become comparable or even larger than those of smaller antenna devices at the same location, owing to the enhanced NTBI caused by the plasma charging (Fig.5).

4.Conclusions

In this study, we have clearly shown that the plasma charging could indeed enhance the NTBI of p-channel MOS transistors with ultra-thin gate oxide. One possible explanation for this is that the excess electron traps generated caused by plasma charging would increase hole trapping rate during BT stressing. However, the root cause for this phenomenon is quite complicated and more efforts are needed to fully explore the issue.

For practical manufacturing, more attention should be paid on this effect since it could severely compromise the reliability of PMOS devices. We also propose that the NBTI characterization could actually be cleverly employed as a sensitive method for characterizing the antenna effects in devices with ultra-thin gate oxide, since it has been known [8][9] that the characterization using conventional indicators is becoming more and more difficult, if not impractical, as oxide is thinned down.

Acknowledgement

The authors would like to thank the staff in National Nano Device Laboratories for their assistance in device fabrication. This work was supported in part by the National Science Council of Republic of China under contract No. NSC-89-2215-E-317-014.

References

Table 1 Structural parameters for the PMOS antenna devices.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>( L_{\text{gate}} )</td>
<td>0.8 ( \mu \text{m} )</td>
</tr>
<tr>
<td>( W_{\text{gate}} )</td>
<td>5 ( \mu \text{m} )</td>
</tr>
<tr>
<td>( T_{\text{ox}} )</td>
<td>3.4 nm</td>
</tr>
<tr>
<td>Gate and S/D I/I</td>
<td>BF\textsuperscript{2+}, 5E15, 30 keV</td>
</tr>
<tr>
<td>AAR</td>
<td>1K, 60K</td>
</tr>
<tr>
<td>Plasma damage</td>
<td>small, large</td>
</tr>
</tbody>
</table>

Fig.1 Plasma potential (\( V_p \)) distribution profile in the plasma ashers.

Fig.2 Vth shift during BT stressing for PMOS devices with AAR of 1K. \( V_g = -3.5 \text{ V} \).

Fig.3 Vth shift as a function of time during BT stressing at \( V_g = -(a) -3.5 \text{ V} \) and \( -(b) -3.9 \text{ V} \). Temperature is 150 \( \degree \text{C} \).

Fig.4 Vth of PMOS devices before the BT stress as a function of the device location.

Fig.5 Vth shift of PMOS devices after the BT stress as a function of the device location.

Fig.6 Vth of PMOS devices after the BT stress as a function of the device location.