# Mobility Reduction due to Remote Charge Scattering in Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> Gate-Stacked MISFETs

Shin-ichi Saito, Yasuhiro Shimamoto, Kazuyoshi Torii, Yukiko Manabe<sup>1</sup>, Matty Caymax<sup>1</sup>, Jan Willem Maes<sup>2</sup>, Masahiko Hiratani, and Shin'ichiro Kimura

Central Research Laboratory, Hitachi, Ltd., Kokubunji, Tokyo 185-8601, Japan. Phone: +81-42-323-1111 Fax: +81-42-327-7773 E-mail: ssaito@crl.hitachi.co.jp <sup>1</sup>IMEC, Kapeldreef 75, B-3001 Leuven, Belgium, <sup>2</sup>ASM International NV, Bilthoven, The Netherlands.

### **1. Introduction**

High-permittivity gate dielectrics (high- $\kappa$ ) are promising materials for low stand-by power devices at sub-100-nm technology nodes. However, the effective mobility ( $\mu_{eff}$ ) of high- $\kappa$  MISFETs is limited to much smaller than the universal one. In our previous paper on Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> MISFETs [1], we developed a calculation method to explain such a mobility reduction in terms of remote charge scattering (RCS) that is induced by fixed charge.

Recently, it has turned out that  $\mu_{eff}$  decreases even further with reducing the thickness of interfacial oxide  $(t_{int})$  between the gate dielectrics and Si substrate [2]. In this paper, we extend our calculation method to explain the dependence of  $\mu_{\rm eff}$  on  $t_{\rm int}$ .

#### 2. Theory

Our fixed-charge model assumes that there are two types of fixed charges, as shown in Fig. 1 [1]: one is located at the poly-Si/Al<sub>2</sub>O<sub>3</sub> interface, and it induces a flat-band voltage shift  $(\Delta V_{\rm FB})$  in a capacitance-voltage measurement; and the other is at the Al2O3/SiO2 interface, and it is responsible for the mobility reduction, however, it does not contribute to  $\Delta V_{\rm FB}$ . This is reasonable, because our model assumes that the fixed charges with both negative and positive signs are trapped at the Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> interface, and consequently that the net charges are canceled to be negligibly small.



Substrate

Fig. 1 Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> gate-stacked MISFET. Two types of fixed charges are assumed to explain  $\Delta V_{\rm FB}$  and reduced  $\mu_{\rm eff}$ .

Our calculation procedure is based on a classical linear response theory [3]. We calculated the scattering potential  $(\bar{A}_q)$  that is induced by the fixed charge (Ze) located at the Al2O3/SiO2 interface using a Green's function method. We first introduced a dielectric constant  $(\varepsilon_{Al2O3}, \varepsilon_{SiO2}, \varepsilon_{Si})$  for each of the Al<sub>2</sub>O<sub>3</sub>, SiO<sub>2</sub>, and Si layers, and obtained an image charge resulted from the difference ( $\beta_i$ , *i*=1-3). Second, we took into account the effect of the finite oxide thickness (e<sup>-2qt</sup>Al203) on the potential. Third, the quantum mechanical effect  $(P_{av}, P_0)$ that keeps an inversion layer away from the substrate interface was taken into account. As a result, the Fourier-Bessel transform of the potential is given by

$$\overline{A}_{q} = \frac{(1-\beta_{1})(1-\beta_{2})Ze}{4\pi\varepsilon_{A1203}}\gamma_{0}P_{0}e^{-3qt_{int}}\frac{1+\beta_{3}e^{-2qt_{A203}}}{q+q_{s}(q)(P_{av}+\gamma_{1}P_{0}^{2})} \quad , (1)$$

where we defined that

$$\begin{split} \gamma_{0} &= \left(\beta_{2}\beta_{3}e^{-2q(t_{\text{int}}+t_{\text{ADO3}})} + e^{-2qt_{\text{int}}}\left(1 + \beta_{1}(\beta_{2}e^{-2qt_{\text{int}}} + \beta_{3}e^{-2q(t_{\text{int}}+t_{\text{ADO3}})})\right)^{-1} , (2) \\ \gamma_{1} &= \gamma_{0}(\beta_{1}\beta_{2}\beta_{3}e^{-2q(t_{\text{int}}+t_{\text{ADO3}})} + e^{-2qt_{\text{int}}}(\beta_{1} + \beta_{2}e^{-2qt_{\text{int}}} + \beta_{3}e^{-2q(t_{\text{int}}+t_{\text{ADO3}})})) , (3) \\ \beta_{1} &= (\varepsilon_{\text{Si}} - \varepsilon_{\text{SiO2}})/(\varepsilon_{\text{Si}} + \varepsilon_{\text{SiO2}}) , (4) \\ \beta_{2} &= (\varepsilon_{\text{SiO2}} - \varepsilon_{\text{AI2O3}})/(\varepsilon_{\text{SiO2}} + \varepsilon_{\text{AI2O3}}) , (5) \text{ and} \\ \beta_{3} &= (\varepsilon_{\text{AI2O3}} - \varepsilon_{\text{Si}})/(\varepsilon_{\text{AI2O3}} + \varepsilon_{\text{Si}}) . (6) \end{split}$$

The other parameters were the same as those defined in Ref. [3].

The RCS-limited mobility ( $\mu_{RCS}$ ) was calculated on the assumption that a fixed charge with a density of  $N_{\text{fix}}$  is located at the Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> interface. Here,  $\mu_{RCS}$  is inversely proportional to  $N_{\text{fix}}$ . In general, the universal mobility  $(\mu_{univ})$  was determined by the scattering from phonons and surface roughness [4]. Thus, we added the contributions of  $\mu_{\rm RCS}$  and conventional Coulomb scattering ( $\mu_{Coulomb}$ ) from interface traps and substrate impurities to the universal mobility according to Matthiessen's rule

$$\frac{1}{\mu_{\text{eff}}} = \frac{1}{\mu_{\text{univ}}} + \frac{1}{\mu_{\text{Coulomb}}} + \frac{1}{\mu_{\text{RCS}}} \quad . (7)$$

#### **3. Device Fabrication**

We fabricated an Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> MISFET with an Al<sub>2</sub>O<sub>3</sub> layer thickness ( $t_{Al2O3}$ ) of 2.0 nm by a gate-last process [1]. An interfacial SiO<sub>2</sub> layer with  $t_{int}$  of 0.9 to 2.0 nm was grown by oxidation prior to Al<sub>2</sub>O<sub>3</sub> deposition. The Al<sub>2</sub>O<sub>3</sub> dielectric was deposited by ALCVD.

#### 4. Results and Discussions



Fig. 2 Calculated mobilities agree well with measured ones for  $SiO_2$  gate dielectric irrespective of the thickness ( $t_{SiO2}$ ).

We first applied the calculation to a simple SiO<sub>2</sub> gate dielectric, where the remote charge with an amount of  $1 \times 10^{12}$ - $1 \times 10^{13}$  cm<sup>-2</sup> has been identified as a depleted charge in poly-Si gates, and it increases with an effective field ( $E_{\text{eff}}$ ) [5, 6]. The calculated  $\mu_{\text{eff}}$  was in good agreement with the experimental results without introducing additional refinement parameters (Fig. 2), which indicates that the calculation procedure is correct.



Fig. 3 Calculated (lines) and experimental (dots)  $\mu_{\rm eff}$  that are improved with increasing  $t_{\rm int}.$ 

Figure 3 shows the dependence of  $\mu_{\text{eff}}$  on  $E_{\text{eff}}$  for the Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> gate stacks with different SiO<sub>2</sub> thickness ( $t_{\text{int}}$ ). The measured  $\mu_{\text{eff}}$  (dots) improved with increasing  $t_{\text{int}}$ . This was anticipated in our model in which the fixed charge at the Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> interface gets away from the inversion layer with increasing  $t_{\text{int}}$ . Thus, the RCS potential decreases, *i.e.*,  $\mu_{\text{RCS}}$  increases. The measured data were well simulated by the present model with only

one refinement parameter, namely, the fixed charge density  $(N_{\rm fix})$  at the Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> interface. In particular, note that the mobility at  $t_{\rm int}$ =2.0 nm was comparable to that at the simple SiO<sub>2</sub> dielectric (2.0 nm) at high  $E_{\rm eff}$ . This strongly suggests that the fixed charge with a quantity of an order of 10<sup>13</sup> cm<sup>-2</sup> exists at the Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> interface, similar to the simple SiO<sub>2</sub> dielectric. The calculated and experimental results are compared in Fig. 4, where  $\mu_{\rm eff}$  is plotted against  $t_{\rm int}$  (including the data from Ref. [1, 7, 8]). The improvement in  $\mu_{\rm eff}$  is explained by the increase in  $t_{\rm int}$  and the decrease in  $N_{\rm fix}$  from  $4 \times 10^{13}$ to  $1 \times 10^{13}$  cm<sup>-2</sup> with increasing  $t_{\rm int}$ .



Fig. 4 Dependence of effective mobility on interfacial oxide thickness both in calculations (lines) and in experiments (dots).

In various high- $\kappa$  MISFETs, the mobility typically improves with increasing  $t_{int}$  [2]. Therefore, obtaining the high-quality interfacial layer is the key to improving the mobility of MISFETs, while the interfacial thickness is suppressed to approximately 0.5 nm.

### 5. Conclusions

We found that the effective mobility of  $Al_2O_3/SiO_2$ MISFETs increases with increasing the interfacial SiO<sub>2</sub> layer thickness. This can be explained by remote charge scattering due to the fixed charge at the  $Al_2O_3/SiO_2$ interface. A process for fabricating high-quality 0.5-nmthick interfacial SiO<sub>2</sub> layers is needed for high- $\kappa$  gate stacks.

## References

- [1] K. Torii, et al., VLSI 2002 (in press).
- [2] M. Hiratani, et al., Jpn. J. Appl. Phys. (in press).
- [3] T. Ando, et al., Rev. Mod. Phys. 54, p. 437 (1982).
- [4] S. Takagi, et al., IEEE TED 41, p. 2263 (1994).
- [5] S. Takagi, et al., SSDM, p. 378 (2001).
- [6] S. Saito, et al., IWGI, p. 116 (2001).
- [7] E. P. Gusev, et al., IEDM, p. 451 (2001).
- [8] L-Å Ragnarsson, et al., IEEE EDL 22, p. 490 (2001).