Body Potential Design Using Narrow and Shallow Halo to Reduce the Floating Body Effect of SOI-MOSFET

Risho Koh, Yukishige Saito¹, Hisashi Takemura ,Kohichi Arai¹, Mitsuru Narihiro, Hitoshi Wakabayashi, Kiyoshi Takeuchi and Tohru Mogami

Silicon Systems Research Laboratories, NEC Corporation, ¹R&D Support Center, NEC Corporation 1120 Shimokuzawa, Sagamihara, Kanagawa 229-1198, Japan Phone:+81-42-779-6193 Fax: +81-42-771-0886 E-mail:r-koh@ah.jp.nec.com

Abstract

A body potential design using narrow and shallow halo is proposed to reduce the floating body effect in the moderately thin SOI-MOSFETs. A 0.1 μ m gate length and 50nm thick SOI-MOSFET was fabricated based on the method. A reduction in the floating body effect is demonstrated by the device.

1.Introduction

Small parasitic capacitance in the SOI-MOSFET is attractive for high speed and low power LSI's. However, the floating body effect, in which excess majority carriers induce the abnormal drain current, is a drawback of the device[1]-[4]. As the devices are miniaturized, increased channel doping leads to a larger barrier height (E_{barri}) for majority carrier diffusion, and it becomes difficult to fabricate a fully depleted (FD) SOI-MOSFET having an E_{barri} small enough to suppress the floating body effect. Although an ultra thin SOI structure is a possible solution for the problem, it requires complex fabrication process such as epitaxital growth for source/drain formation.

Therefore, we propose a body potential design method to reduce the floating body effect of moderately thin SOI-MOSFET (typically 30-50nm, bulk-compatible S/D formation is applicable). The impact of the halo width control and halo depth control on $E_{\rm barri}$ is investigated using device simulation. Based on the result, an SOI-MOSFET having a steep and shallow halo was fabricated by using low energy halo implantation and a spike (short time) anneal process. The device demonstrated the effectiveness of the method for reducing the floating body effect.

2. Simulation

The barrier height for the majority carrier diffusion (E_{barri}) is calculated over various halo width (d), for $L=0.1 \,\mu$ m and $T_{\text{SOI}}=50 \text{ nm SOI-MOSFETs}$ (Fig. 1 (a)). It is found that E_{barri} decreases with d decreasing. Fig.2 shows the difference between surface potential (having an influence on V_{TH}) and back interface potential (having an influence on E_{barri}) of the SOI layer, for various halo width. Figure 2 clearly shows that the potential depth in the back interface, i.e., the barrier height for majority carrier diffusion, decreases in a narrow halo device.

Fig.1(b) shows the E_{barri} dependence on the halo depth. A shallow halo is effective to reduce E_{barri} , since the halo impurities, which lower the body potential, do not exist near the back interface. However, Fig.3(a) shows that a very low impurity concentration under halo makes the back interface

potential higher than surface potential in the halo region. A moderate doping under halo is preferable (Fig.3 (b)) to avoid the punch through at the back interface.

Subthreshold characteristic for a device having a narrow and shallow halo and a moderate under-halo-doping (Fig.4(b)) are simulated. $V_{\rm TH}$ lowering due to the floating body effect is suppressed in the device, since a small $E_{\rm barri}$ prevents majority carriers (hole) from accumulating in the body.

3. Experiment

Based on the above investigation, a 50nm thick SOI-MOSFET with narrow and shallow halo are fabricated. A low energy and large tilt angle halo implantation and a spike (fast rump-up, zero-hold and fast rump down) annealing[5] were adopted. The channel implantation energy is also reduced to obtain steep impurity profile. Simulated impurity profile of the device (Fig.5) is clearly different from that of the control device using conventional rather broad halo implantation and conventional RTA process.

Figure 6 shows the $V_{\rm TH}$ dependence on the substrate (under buried oxide) voltage ($V_{\rm sub}$) at $V_{\rm D}$ =0.05V. The conventional device show a flat behavior which is characteristic in partially depleted (PD) device. $E_{\rm barri}$ of the device is large enough to form a neutral region in the body. Therefore, the majority carriers (hole) accumulates in the neutral region and induce a large drain current kink, as shown in Fig.7 (a). However, the proposed device shows the fully depleted (FD) characteristic in which $V_{\rm th}$ depends on $V_{\rm sub}$ (solid circles in Fig.6). A small $E_{\rm barri}$ in FD device enhances the diffusion and recombination of hole, and consequently, the drain current kink is reduced, as shown in Fig.7 (b).

4. Conclusions

From a systematic simulation, it was found that a narrow and shallow halo is effective to reduce majority carrier accumulation. A $0.1 \,\mu$ m SOI-MOSFEFT demonstrated the impact of the method.

Acknowledgment This work was partly supported by the New Energy and Industrial Technology Development Organization (NEDO) in Japan.

References

- [1] S.K.H.Fung, et.al., 2000 Symp. VLSI Tech. pp.206-207
- [2] T.Tsuchiya, et.al., IEEE T-ED Vol.45, pp.1116-1121 (1998)
- [3] A.O.Adan, et.al., IEICE Trans., Vol. E80-C, pp.407-416(1997)
- [4] R.Koh, et.al., IEICE Trans., Vol. E80-C, pp.893-898(1997)
- [5] H. Wakabayashi, et.al., IEEE T-ED Vol.49, pp.89-95 (2002)





Fig.7 Reduction in the floating body induced kink.