

E-2-3
Drain-current collapse in AlGaIn/GaN HEMTs on sapphire and semi-insulating SiC substrates

S. Arulkumaran, T. Egawa, H. Ishikawa and T. Jimbo

 Research Center for Micro-structure Devices, Nagoya Institute of Technology,
 Showa-ku, Gokiso-cho, Nagoya 466-8555, Japan.
 Phone: (052) 735-5094, Fax: (052) 735-5546, e-mail: arul001@yahoo.com

1. Introduction

Nitride-based field effect transistors are of great interest due to their capability of operating at high power, high temperature and high frequency. An important problem facing nitride-based high power microwave electronics is the presence of drain-current collapse while applying high drain voltage. Current collapse is a trap-related phenomenon that has been observed to produce a significant reduction in the drain-current of nitride-based devices [1-5]. However, Daumiller et al [6] and Simin et al [7] reported that piezo-related charge states and the source and drain resistances of the AlGaIn/GaN HEMTs are responsible for the current collapse, respectively. Many authors have studied the drain-current collapse using high drain voltage dc characteristics [1,3,4] and also pulsed dc characteristics [2,5-7]. Recently, Kikkawa et al [8] showed the drain-current collapse using small frequency super-imposed dc characteristics. No comparative studies have been performed between the HEMTs on sapphire and SiC using small frequency (120 Hz) superimposed dc measurements. In this study, we report the current collapse of AlGaIn/GaN HEMTs on sapphire and semi-insulating (SI) SiC substrates using ac characteristics with different drain sweep-voltages.

2. Device Fabrication

The device structures were grown by atmospheric pressure metal-organic chemical vapor deposition (MOCVD) on (0001)-oriented SI-4H-SiC and sapphire substrates. The HEMT structure consist of a thin AlN (for SiC substrate) [9-11] or GaN (sapphire substrate) [10-12] nucleation layer, followed by a 3 nm insulating GaN, 7 nm undoped-Al_{0.26}Ga_{0.74}N, 15 nm n-Al_{0.26}Ga_{0.74}N ($4 \times 10^{18} \text{ cm}^{-3}$) and 3 nm undoped-Al_{0.26}Ga_{0.74}N. Before the mesa isolation with reactive ion etching (RIE), silicon dioxide was evaporated using electron beam evaporation system on HEMT structure, which was used as a mask. The ohmic contact was performed by the deposition of Ti/Al/Ti/Au (25/100/45/55 nm), which was subsequently alloyed at 760 °C for 1 min in N₂ atmosphere. Gate metal was performed by the deposition of Pd/Ti/Au (40/40/80 nm) [9-11]. Before going to deposit ohmic and gate metals, samples were dipped in concentrated HCl solution for 60 sec. Fig. 1 shows the schematic diagram of processed devices. The device dimensions are as follows: source-drain distance (L_{sd}) 10 μm; gate width (W_g) 200 μm; gate length (L_g) 2 μm, and source-gate distance (L_{sg}) 3.5 μm. Several devices with an identical dimension were used for this study.






Fig.1 Schematic diagram of HEMTs on SiC and Sapphire

3. Measurements and Discussions

The dc and small frequency 120 Hz superimposed dc I_{DS} - V_{DS}

characteristics (its called ac measurements) of the fabricated devices were performed using Tektronix 370A high-resolution programmable curve tracer. An ac characteristic of AlGaIn/GaN HEMTs were carried out at different drain sweep-voltages (V_{DS}) of 0-4 V, 0-8 V, 0-12 V, 0-15 V and 0-20 V. Figure 2 and 3 shows the dc and ac I_{DS} - V_{DS} characteristics of AlGaIn/GaN HEMTs on sapphire and SiC substrates. Though the drain-current collapse has been observed on a reproducible basis in both the HEMTs fabricated on sapphire and SiC substrates, the drain-current collapse in HEMTs on SiC is small compared with the HEMTs on sapphire substrates.


 Fig.2 Measured dc and ac I_{DS} - V_{DS} characteristics (different drain sweep voltages V_{DS} = 4, 8, 12, 15 and 20 V) of AlGaIn/GaN HEMTs on sapphire. Top trace was at V_{GS} = +1.5 V step voltage was -1.0 V

 Fig.3 Measured dc and ac I_{DS} - V_{DS} characteristics (different drain sweep voltages V_{DS} = 4, 8, 12, 15 and 20 V) of AlGaIn/GaN HEMTs on SI-SiC. Top trace was at V_{GS} = +1.5 V step voltage was -1.0 V

There are two ways to explain this current collapse behavior. (i) Formation of defects or the incorporation of impurities due to non-optimal growth conditions [4,5]. The current collapse occurs when a high drain-source voltage is applied to a HEMT, and hot channel carriers are injected into regions adjacent to the 2DEG channel, where they are then trapped at deep defect sites. When the high voltage is removed, the carriers remain trapped. This reduces the drain-current

and hence the output power [5]. (ii) Existence of electrical traps associated with the surface states. The current collapse was suppressed using surface-charge control process (silicon nitride passivation) [8,13]. The dc characteristics of AlGaIn/GaN HEMTs on SiC [9] with a maximum saturation current about $I_{DS}=850$ mA/mm and the knee voltage of $V_{KN}=4.5$ V at a moderate $V_{DS}=30$ V, would deliver an output power $P_{out} \approx 5.4$ W/mm.

In the case of RF power measurements, it is necessary to test the devices in an ac mode. Table I shows the device parameters (g_m , I_{Dmax} and V_{KN}) of HEMTs on sapphire and SiC substrates, which was obtained using dc and ac $I_{DS}-V_{DS}$ characteristics. Small V_{KN} shift (2.31 V for drain sweep-voltage of 12 V) with small current reduction has been observed in the case of HEMTs on SiC substrate (see fig. 3). The drastic V_{KN} shift and current collapse has been observed (see fig. 2) in the case of HEMTs on sapphire substrate, which is not a desirable characteristic for high power device applications. The ac $I_{DS}-V_{DS}$ curve of sapphire grown HEMTs shows large hysteresis width (0 to 910 mV) when compared with the HEMTs on SiC substrates (0 to 310 mV). Large value of hysteresis width is due to the presence of traps located adjacent to the channel, which raises the device capacitance.

Table I. dc- and ac-parameters of AlGaIn/GaN HEMTs on sapphire and SiC substrates. Values within the brackets are measured drain-current in mA/mm at V_{KN} .

Drain sweep-voltage V_{DS} (V)	g_m (mS/mm)		I_{Dmax} (mA/mm)		V_{KN} (V) @ $V_{GS}=+0.5$ V	
	SiC	Sapphir e	SiC	Sapphir e	SiC	Sapphir e
4	129	63	289	159	3.06 (261)	2.86 (118)
8	133	79	334	193	4.36 (268)	3.62 (117)
12	129	66	328	163	5.26 (262)	8.0 (107)
15	123	26	319	38	6.04 (252)	-
20	116	25	304	38	9.76 (247)	-
DC	130	90	361	211	4.00 (246)	5.08 (132)

No current collapse has been observed in the HEMTs on SiC substrates except at positive gate voltages. The sapphire substrate grown HEMTs started degrading from the drain sweep-voltage of 12 V. At the sweep-voltages of 15 and 20 V, the devices were severely affected by drain-current collapse (see figure 1).

The current collapse behavior of SiC grown HEMTs are due to the existence of traps associated with the surface states [2,8,12]. But




Fig.4 $(I_{DS})^{1/2}$ vs. V_{GS} plot for V_{th} determination

the drain-current collapse in sapphire grown HEMTs are due to the material defects (traps) [1,3,6] and also the surface-charge related

traps. The combination of material defects (traps) and surface-charge associated traps are responsible for the severe degradation of HEMTs on sapphire substrates. It is possible to determine the location of these electrical traps by comparing the evolution of the threshold voltage for the dc and the ac characteristics. Figure 4 shows $I_{DS}^{1/2}$ vs. V_{GS} plot to determine the threshold voltage shift. No considerable threshold voltage shift was observed in the HEMTs on SiC substrates. However, threshold voltage shift was observed in the HEMTs on sapphire substrates. This argument supports the existence of material defect or traps in sapphire-based AlGaIn/GaN HEMTs [2].

The extrinsic transconductance (g_m) of both the substrate grown devices decreases with the increase of drain sweep-voltages (see Table I). The increase ratio of respective parameter is small for HEMTs on SiC substrate when compared with the HEMTs on sapphire substrates. From this, it is clear that the HEMTs on SiC substrates show better ac and dc characteristics when compared with the HEMTs on sapphire substrates.

4. Conclusion

Small frequency (120 Hz) super-imposed dc $I_{DS}-V_{DS}$ characteristics were performed on sapphire and Si-SiC grown AlGaIn/GaN HEMTs. The drain-current collapse was observed on both the substrate grown HEMTs while increasing the drain sweep-voltages. The percentage of current collapse in SiC grown HEMTs was negligibly small compared with the HEMTs on sapphire substrates. Due to the drain-current collapse, decrease of g_m with the increase of drain sweep-voltage has been observed. Low drain-current collapses in AlGaIn/GaN HEMTs on semi-insulating SiC substrate is due to the existence of electrical traps associated with the surface states. Due to the existence of electrical traps associated with the surface states and material defects, sapphire-based HEMTs were severely affected by drain-current collapse.

References

1. S. Nozaki, H. Feick, E.R. Weber, M. Micovic and C. Nguyen, *Appl. Phys. Lett.*, 78 (2001) 2896.
2. Trasseart, B. Boudart, C. Gaquiere, D. Theron, Y. Crosnier, F. Huet and M.A. Poisson, *Electron. Lett.*, 35(1999)1386.
3. C. Nguyen, N.X. Nguyen and D.E. Grider, *Electron. Lett.*, 35(1999) 1380.
4. P.B. Klein, J.A. Freitas, Jr., S.C. Binari and A.E. Wickenden, *Appl. Phys. Lett.*, 75(1999) 4016.
5. A.Tarakji, G. Simin, N. Ilinskaya, X. Hu, A. Kumar, A. Koudymov, J. Yang and M.A. Khan, M.S. Shur and R. Gaska, *Appl. Phys. Lett.*, 78 (2001) 2169.
6. I. Daumiller, D. Theron, C. Gaquiere, A. Vescan, R. Dietrich, A. Wicszt, H. Leier, B. Ventury, U.K. Mishra, I.P. Smorchkova, S. Keller, N.X. Nguyen, C. Nguyen and E. Kohn, *IEEE Electron Device Lett.*, 22(2001) 62.
7. G. Simin, A. Koudymov, A. Tarakji, X. Hu, J. Yang, M.A. Khan, M.S. Shur and R. Gaska, *Appl. Phys. Lett.*, 79 (2001) 2651.
8. T. Kikkawa, M. Nagahara, N. Okamoto, Y. Tateno, Y. Yamaguchi, N. Hara, K. Joshin and P.M. Asbeck, *Technical Digest of Intl. Electron Devices Meeting*, Washington DC, Dec. 2-5, 2001, p.585.
9. S.Arulkumaran, T. Egawa, H. Ishikawa and T. Jimbo, *Jpn. J. Appl. Phys.*, 40 (2001) L1081.
10. S.Arulkumaran, T. Egawa, H. Ishikawa and T. Jimbo, Extended abstracts of SSDM 2001, Tokyo, p.64.
11. S.Arulkumaran, T. Egawa, H. Ishikawa and T. Jimbo, *Appl. Phys. Lett.*, 80 (2002) 2186.
12. T. Egawa, G.Y. Zhao, H. Ishikawa, T. Jimbo and M. Umeno, *IEEE Trans. Electron Devices*, 48(2001) 603.
13. B.M. Green, K.K. Chu, E. C. Chumbes, J.A. Smart, J.R. Shealy and L.F. Eastman, *IEEE Electron Device Lett.*, 21 (2001) 268.