

## E-3-4

Influence of SiGe Channel Position and Fowler-Nordheim Stress on  $1/f$  Noise in SiGe pMOSFETsYoung-Joo Song, Sang-Hoon Kim, Jeong-Hoon Kim<sup>1</sup>, Jong-In Song<sup>1</sup>, and Kyu-Hwan Shim

SiGe Device Team, Wireless Communication Device Research Division  
 Electronics and Telecommunications Research Institute, Yuseong-gu, Daejeon, 305-350 South Korea  
 Phone: +82-42-860-1790 Fax: +82-42-860-6183 E-mail: yjs10@etri.re.kr  
<sup>1</sup>Dept. of Information and Communications, KJIST, Buk-gu, Kwangju 500-712, South Korea

## 1. Introduction

Beyond the carrier mobility enhancement, the SiGe pMOSFET is expected to have an advantage in  $1/f$  noise [1]. This is conventionally explained by the reduction in either mobility fluctuation ( $\Delta\mu$ ) or carrier number fluctuation ( $\Delta n$ ) in the buried channel device [2,3]. The reduction in  $\Delta\mu$  is anticipated since the carriers are simply farther away from the scattering sources such as fixed oxide charge and interface roughness [1]. The  $\Delta n$  resulting from the capture/release of carriers involving oxide traps (slow states) near the gate-oxide interface is also considered to be weak in SiGe pMOSFETs since the tunneling probability of carriers from the buried channel to near-interface oxide traps decreases fast as the oxide-to-channel distance ( $d_{\text{ox-ch}}$ , typically 2-8nm) increases [1]. Furthermore, it has been proposed that the carriers in SiGe pMOSFETs tunnel into a lower density of trap states, responsible for the larger displacement of the hole quasi-Fermi level ( $E_{\text{FP}}$ ) from the valence band edge at the oxide interface ( $E_{\text{vs}}$ ) for the same gate overdrive [4,5]. Nevertheless, it has been reported that the  $1/f$  noise in SiGe pMOSFETs is dominated by  $\Delta n$  rather than  $\Delta\mu$  [1,3], suggesting that the oxide trap distribution plays a dominant role in the  $1/f$  noise generation.

Since the Fowler-Nordheim (F-N) stress is conventionally employed to find the relationship between the gate-oxide quality and the  $1/f$  noise in MOSFETs (because it increases the oxide trap density ( $N_{\text{ot}}$ ) significantly) [6,7], it is necessary to examine the  $1/f$  noise in SiGe pMOSFETs under the F-N stress in order to investigate the influence of the channel position and  $N_{\text{ot}}$  on the  $1/f$  noise behavior in the buried channel device.

## 2. Device Fabrication and Measurements

The epitaxy by reduced pressure CVD started with a 100Å Si seed, and the growth of a 200Å thick  $\text{Si}_{0.8}\text{Ge}_{0.2}$  channel followed it. Then, a Si-cap layer with three different thicknesses of 60Å (sample I), 80Å (sample II), and 100Å (sample III) was deposited on each wafer. The gate-oxide thickness is  $72\pm 2\text{Å}$  for all samples. After the oxidation, the unconsumed Si-cap layer thicknesses of the samples I-III were measured to be 21Å, 47Å, and 64Å in average, respectively. Fig. 1 shows the schematic cross-sectional view of the SiGe pMOSFET. The measured DC parameters of the samples are shown in Table. I.

The F-N stressing was performed by applying a constant gate voltage ( $V_{\text{gs}}$ ) of -8V with drain ( $V_{\text{ds}}$ ) and source voltages of 0V for 120 seconds. The  $V_{\text{th}}$  shift due to the stress is  $-0.29\pm 0.02\text{V}$  for all samples. The  $1/f$  noise was

measured before and after the F-N stress. The normalized drain current spectral density ( $S_I/I_d^2$ ) was derived from the fluctuation in  $V_{\text{ds}}$  at the bias condition of  $V_{\text{ds}}=100\pm 5\text{mV}$  and  $V_{\text{gs}}=V_{\text{th}}-0.7\text{V}$ .




Fig. 1 Schematic cross-sectional view of the SiGe pMOSFET.

Table. I DC parameters of the SiGe and Si pMOSFETs (unstressed) in this work.  $I_{\text{on}}$ ,  $I_{\text{off}}$  and  $G_{\text{m-max}}$  are measured at  $V_{\text{ds}}=V_{\text{gs}}=-3\text{V}$ ,  $V_{\text{ds}}=-3\text{V}$  and  $V_{\text{gs}}=0\text{V}$ , and  $V_{\text{ds}}=-0.1\text{V}$ , respectively.

ID	$I_{\text{on}}$ [A/ $\mu\text{m}$ ]	$I_{\text{off}}$ [A/ $\mu\text{m}$ ]	$G_{\text{m-max}}$ [ $\mu\text{S}/\mu\text{m}$ ]	$V_{\text{th}}$ [V]
I	$1.42\times 10^{-4}$	$1.39\times 10^{-11}$	10.64	-0.95
II	$1.33\times 10^{-4}$	$5.99\times 10^{-12}$	9.85	-0.97
III	$1.09\times 10^{-4}$	$1.07\times 10^{-11}$	9.06	-1.03
Si	$1.05\times 10^{-4}$	$3.15\times 10^{-12}$	8.87	-1.07

## 3. Results and Discussion

Fig. 2 (a) and (b) show  $S_I/I_d^2$  vs. frequency of the Si and SiGe pMOSFETs at the given bias condition for before and after the F-N stress, respectively. It is clearly seen that all SiGe pMOSFETs here have significantly lower  $1/f$  noise levels than the Si-control pMOSFET, by an order of 1-2, regardless of F-N stressing, although the noise level elevates after the stress for all samples. This agrees with the presumed fact that the buried channel device is less noisy than the surface channel device as long as the gate-oxide quality is comparable [2], and this is proven to be still valid even after the gate-oxide is degraded by the F-N stress. Meanwhile, it is noted that the noise of SiGe pMOSFETs reveals a dependence on  $d_{\text{ox-ch}}$ , despite the relatively narrow

$d_{\text{ox-ch}}$  range (21-64Å) used in this study.




Fig. 2  $S_f/I_d^2$  vs. frequency for the SiGe pMOSFETs and the Si-control (a) before and (b) after the F-N stress measured at  $V_{\text{ds}}=100\pm 5\text{mV}$  and  $V_{\text{g}}=V_{\text{th}}-0.7\text{V}$ .

Fig. 3 shows the  $S_f/I_d^2$  at 30Hz vs.  $d_{\text{ox-ch}}$  for before and after the F-N stress. As illustrated, the minimum 1/f noise occurs at the smallest  $d_{\text{ox-ch}}$  of 21Å (sample I) and it does not increase significantly until the  $d_{\text{ox-ch}}$  increases up to around 5nm both for before and after the F-N stress. This implies that an around 2nm thick Si-cap is sufficient to suppress the direct tunneling of carriers from the SiGe channel to the oxide traps, but it is found that the further increase in  $d_{\text{ox-ch}}$  (especially, when  $d_{\text{ox-ch}} > 5\text{nm}$ ) only to degrade the 1/f noise characteristics. Since a larger  $d_{\text{ox-ch}}$  reduces the tunneling probability significantly, the relatively higher 1/f noise in the SiGe pMOSFET with a  $d_{\text{ox-ch}}$  of 64Å (sample III) is considered to be from the parallel channel at the oxide interface rather than from the SiGe buried channel. In turns, it could be said that the parallel channel effect is minimal in the SiGe pMOSFET when the  $d_{\text{ox-ch}}$  is less than 5nm, and this coincides with the simulation result [8]. Simultaneously, the 1/f noise in sample III is supposed to be further degraded by the increased  $N_{\text{ot}}$  near the  $E_{\text{FP}}$  because it is known that the increase in  $d_{\text{ox-ch}}$  reduces the separation between  $E_{\text{FP}}$  and  $E_{\text{VS}}$  [5].




Fig. 3 Dependence of the 1/f noise at 30Hz on  $d_{\text{ox-ch}}$  before and after the F-N stress. The % change in  $S_f/I_d^2$  at 30Hz ( $\Delta S_f/I_d^2$ ) due to the F-N stress is also shown.

The % change in 1/f noise at 30Hz ( $\Delta S_f/I_d^2$ , where  $S_f^*$  is defined as  $S_f/I_d^2$ ) due to the F-N stress is included in Fig. 3. As seen, the SiGe pMOSFETs with a  $d_{\text{ox-ch}}$  of less than 5nm (samples I and II) show a smaller % change in  $\Delta S_f/I_d^2$  of 34-36% than the SiGe pMOSFET with a  $d_{\text{ox-ch}}$  of 64Å (sample III, 70%) and the Si-control (91%). It is suggested that the lower  $\Delta S_f/I_d^2$  for the samples I and II is attributed to the smaller % change in  $N_{\text{ot}}$  ( $\Delta N_{\text{ot}}/N_{\text{ot}}$ ) near the  $E_{\text{FP}}$  when the separation between  $E_{\text{FP}}$  and  $E_{\text{VS}}$  is larger.

$N_{\text{ot}}$  at the Fermi level can be extracted from the conventional  $\Delta n$  model equation [3], and the calculated values of the Si-control pMOSFET are  $5.2 \times 10^{17} \text{cm}^{-3} \text{eV}^{-1}$  and  $1.2 \times 10^{18} \text{cm}^{-3} \text{eV}^{-1}$  (i.e.  $\Delta N_{\text{ot}}/N_{\text{ot}}=131\%$ ) for before and after the F-N stress, respectively. Since the equation is only valid for the standard surface channel MOSFET, it is difficult to apply the equation directly to the SiGe buried channel pMOSFETs [3]. However, it has been proposed that the equation is effectively used for the SiGe pMOSFET assuming that the parallel channel formation is negligible (in this case,  $C_{\text{ox}}$  should be replaced by the gate-to-channel capacitance) [5]. Using the assumption, it is found that the  $N_{\text{ot}}$  at  $E_{\text{FP}}$  varies from  $7.9 \times 10^{15} \text{cm}^{-3} \text{eV}^{-1}$  to  $1.4 \times 10^{16} \text{cm}^{-3} \text{eV}^{-1}$  ( $\Delta N_{\text{ot}}/N_{\text{ot}}=77\%$ ) due to the F-N stress for the sample I, and from  $7.1 \times 10^{15} \text{cm}^{-3} \text{eV}^{-1}$  to  $1.2 \times 10^{16} \text{cm}^{-3} \text{eV}^{-1}$  ( $\Delta N_{\text{ot}}/N_{\text{ot}}=69\%$ ) for the sample II. This suggests that both  $N_{\text{ot}}$  distribution and  $\Delta N_{\text{ot}}/N_{\text{ot}}$  due to F-N stress are non-uniform with respect to the energy level.

#### 4. Conclusion

In conclusion, the SiGe pMOSFET shows a much lower 1/f noise than the standard Si pMOSFET even after the F-N stress. It is found that the position of a channel relative to the gate-oxide interface is a key parameter in determining the device's 1/f noise behavior if the gate-oxide condition is comparable. The minimum 1/f noise occurs when the  $d_{\text{ox-ch}}$  is 2-5nm, responsible for the minimum parallel channel effect and the lower  $N_{\text{ot}}$  near the  $E_{\text{FP}}$  resulting from the larger separation of  $E_{\text{FP}}$  from  $E_{\text{VS}}$ . The smaller % change in 1/f noise against the F-N stress is also observed for the device with a  $d_{\text{ox-ch}}$  of 2-5nm, suggesting the non-uniform % change in  $N_{\text{ot}}$  distribution versus energy level under the F-N stress. This SiGe pMOSFET design is potentially suitable for the applications requiring a low 1/f noise with high stability.

#### References

- [1] G. Ghibaudo, et. al., SSE, vol. 46, p. 393, 2002.
- [2] S. Okhonin, et. al., IEEE Trans. Elec. Devices, vol. 46, p. 1514, 1999.
- [3] A.D. Lambert, et. al., IEEE Trans. Elec. Devices, vol. 46, p. 1484, 1999.
- [4] S.J. Mathew, et. al., IEDM Tech. Dig., 1997, p. 815.
- [5] M.J. Prest, et. al., Proc. ESSDERC'2001, Nuremberg, Germany, Sept. 11-13.
- [6] P.K. Hurley, et. al., Micro. Reliab., vol.36, p.1679,1996.
- [7] J.P. Xu, et. al., J. Appl. Phys., vol. 86, p. 5203, 1999.
- [8] Z. Shi, et. al., SSE, vol. 44, p. 1223, 2000.