P2-1

# Low-leakage 0.11 µm CMOS for Low-Power RF-ICs and SRAMs Applications

Y. S. Lin<sup>+</sup>, C. S. Chang, C. C. Wu, W. M. Chen, J. J. Liaw and C. H. Diaz

<sup>\*</sup>Department of Electrical Engineering, National Chi-Nan University, Puli, Taiwan, R.O.C. Tel: 886-4-92910960 ext.4101, Fax: 886-4-92917810, Email : <u>stephenlin@ncnu.edu.tw</u>

Taiwan Semiconductor Manufacturing Company, Hsin-Chu, Taiwan, R.O.C.

## 1. Introduction

In this paper, we demonstrate optimized low-leakage (LL) 0.11 µm CMOS with 193 nm lithography and Cu/low-k for low-power (LP) RF-ICs and SRAMs applications. For 1 pA/ $\mu$ m nominal off-state current (I<sub>off</sub>) @1.1V<sub>CC</sub>=1.65V, n/pMOS with excellent 520/210 µA/µm nominal drive currents @V<sub>CC</sub> =1.5V were achieved. Very good cut-off frequency  $(f_T)$  and maximum-oscillation frequency  $(f_{max})$  of 43 GHz and 35 GHz, respectively, were attained for 0.11  $\mu m$ nMOS at maximum transconductance (gm). This result show that this 0.11 µm nMOS is very suitable for S-band and C-band low-power RF-ICs applications. Process capability for low power applications is demonstrated by using a CMOS 6T-SRAM with 2.43 µm<sup>2</sup> cell size. Measured standby current (ISB) is 3.6 pA/cell @Vcc for SRAMs at RT. In addition, channel, LDD and pocket implants are also fined-tuned for ultra-low-power (ULP) SRAMs applications, ultra-low ISB of 0.42 pA/cell and 2.25 pA/cell measured at RT and 85°C, respectively.

# 2. Results and Discussions

Fig. 1(a) shows a cross-sectional poly-gate TEM of a 0.11 µm nMOS. As shown in Fig. 1(b)-(c) and Fig. 2(a), we can observe that the Ids versus Ioff characteristic of optimized 0.11 µm LL transistors, either in pMOS or nMOS, is N-shaped because strong reverse-short-channel-effect (RSCE) needs to be adopted to maximize device's window [1], [2]. In addition, maximum process window is shown if nominal n/pMOS is designed around the lowest point of the Ids vs. Ioff curve. Channel, LDD and pocket implants of the LL n/pMOS are also fined-tuned to generate another set ultra-low-leakage (ULL) n/pMOS for ULP SRAMs applications. Fig. 2(b) compares the sub-threshold behavior for 0.11 µm LL and ULL n/pMOS. This figure exemplifies the varying degrees of devices'  $I_{off}$ ,  $I_{GIDL}$ , and  $I_{B-BTBT}$  leakage control required by 0.11 µm LL/ULL transistors with different V<sub>CC</sub> and I<sub>off</sub> specifications. As can be seen, nominal  $I_{\text{off}}\space{-0.1ex}\spa$ fmax of 43 GHz and 35 GHz, respectively, were achieved for 0.11  $\mu m$  nMOS at maximum g<sub>m</sub>. This result shows that this 0.11 µm nMOS is also very suitable for S-band and C-band low-power RF-ICs applications.

Fig. 3(a) shows SEM top view of an embedded 6-T SRAM cell using 193 nm lithography with binary mask. Fig. 3(b) shows the measured  $I_{SB}$  vs.  $V_{CC}$  of a LP SRAM cell

(cell size 2.43  $\mu$ m<sup>2</sup>) with boron cell implants (6.0x10<sup>12</sup> cm<sup>-2</sup>) and (1.2x10<sup>13</sup> cm<sup>-2</sup>). Implant energies are both equal to 25 KeV. We can observe that SRAM with higher boron cell implant exhibits higher I<sub>SB</sub> at RT and lower I<sub>SB</sub> at high temperature (85°C and 125°C). The reason is that SRAM with higher boron cell implant exhibits larger temperatureinsensitive I<sub>GIDL</sub> and smaller temperature-sensitive I<sub>sub</sub>. In addition, we observe that the optimum I<sub>cell</sub> which minimizes I<sub>SB</sub> of a SRAM cell is a function of temperature (not shown here).

Fig. 2(c) shows the leakage components and directions of a SRAM cell under standby bias condition. As we can see in Fig. 2(c), the total leakage of a SRAM cell includes Ioff of PD-1, PU-1 and PG-1 transistors, IG on of PD-2 and PU-2 transistors, and accumulation mode gate leakage IG of PG-2 transistor. Table I shows the six individually measured leakage components of a ULP SRAM cell with 2.43 µm<sup>2</sup> cell size. As we can see clearly, the projected  $I_{SB}$  of a SRAM cell (0.396 pA/cell @RT and 2.163 pA/cell @85°C) is very close to the measured ISB data (0.42 pA/cell @RT and 2.25 pA/cell @85°C). This means the analytical approach of SRAM standby leakage is reliable. Under normal condition of operation, i.e. about 85°C, the summation of total gate leakage (0.251 pA/cell) is lower than that of total Ioff (1.91 pA/cell). However, the summation of total gate leakage (0.225 pA/cell) is already a little higher than that of total Ioff at RT (0.17 pA/cell).

### 3. Conclusions

In conclusion, first, we observe that the  $I_{ds}$  versus  $I_{off}$  characteristic of optimized 0.11 µm LL/ULL n/pMOS is N-shaped. Maximum process window is exhibited if nominal n/pMOS is designed around the lowest point of the  $I_{ds}$  vs.  $I_{off}$  curve. Secondly, Very good  $f_T$  and  $f_{max}$  performance were achieved for 0.11 µm nMOS at maximum  $g_m$ , which means this 0.11 µm nMOS is also very suitable for S-band and C-band low-power RF-ICs applications. Finally, The projected  $I_{SB}$  of a SRAM cell by summing its six leakage components either at room temperature or at high temperature is very close to the measured  $I_{SB}$  data. This means the analytical approach of SRAM standby leakage is reliable.

#### Acknowledgemwnt

Support from National Science Council of R.O.C. under Contract No. NSC90-2218-E260-007 is acknowledged.

References

[1] K. K. Young et al., IEDM Tech. Dig., 2000, pp.563-566.
[2] L. K. Han et al., in VLSI Tech. Dig., 2000, pp. 12-13.



Fig. 1(a) A cross-sectional poly-silicon gate TEM of a 0.11 µm LL nMOS.

Fig. 1(b) A measured and a simulated N-shaped Idsat vs. Ioff curves of optimized 0.11 µm LL pMOS.

Fig. 1(c) Comparisons between Idsat vs. Ioff curves of optimized 0.11 µm LL pMOS and other conditions.



Fig. 2(a) Comparisons between  $I_{dsat}$  vs.  $I_{off}$  curves of optimized 0.11  $\mu$ m LL nMOS and other conditions. Fig. 2(b) Sub-threshold ( $I_{ds}$  vs.  $V_{gs}$ ) characteristics of 0.11  $\mu$ m LL and ULL n/pMOS. Fig. 2(c) Microwave characteristics of 0.11  $\mu$ m LL nMOS at maximum transconductance ( $g_m$ ).



Fig. 3(a) SEM top view of an embedded 6-T SRAM cell using 193 nm lithography with binary mask. Fig. 3(b) The measured  $I_{SB}$  vs.  $V_{CC}$  characteristics of 0.11  $\mu$ m LL SRAM. Fig. 3(c) Schematic plot of the six leakage components of a SRAM cell.

Table I Summary of various leakage components of a ULP SRAM with cell size 2.43 µm<sup>2</sup>.

	PG (pA/trA)	PD (pA/trA)	PU (pA/trA)	I <sub>off</sub> (pA/cell) (PG+PD+PU)	I <sub>g_on</sub> (pA/cell) (PD+PU (inv.) + PG (acc.))	Projected $I_{sb}=I_{off}+I_{g_on}$ (pA/cell)	Measured I <sub>sb</sub> (pA/cell)
Dim. (μm <sup>2</sup> ) T (C)	0.18/0.22	0.255/0.16	0.18/0.18				
25	0.058	0.097	0.016	0.17	0.324	0.495	0.503
85	0.88	0.73	0.30	1.91	0.362	2.274	2.35
Ioff ratio 85C/25C	15.24	7.47	18.94	11.18	1.12	4.60	4.67