

P2-3 1.0V High Performance Device with Reduced Parasitic Junction Capacitance and Suppressed Junction Leakage Current for 0.1 μ m Technology

Hyun Sik Kim, Shiang Yang Ong, Manju Sarkar, Young Way Teh, Shesh Mani Pandey,
Francis Benistant, Elgin Quek, Mousumi Bhat

Department of Technology Development, Chartered Semiconductor Manufacturing Ltd.,
60 Woodlands Industrial Park D, Street 2, Singapore 738406
Phone: +65-6360-4665 Fax: +65-6362-2945 E-mail: kimhyuns@charteredsemi.com

1. Introduction

High speed CMOS requires both high drive current and low parasitic capacitance while the low power CMOS needs a low standby leakage current. To satisfy these requirements, we need to reduce the parasitic junction capacitance (C_j) and suppress the junction leakage current ($I_{leak,j}$) as optimizing high performance MOSFETs [1]. However, the device degradation can occur by inserting an additional process to reduce the parasitic C_j and $I_{leak,j}$. In this paper, high performance devices beyond 0.1 μ m technology are demonstrated to improve the ring oscillator (RO) delay with the reduced C_j and $I_{leak,j}$ through a careful tailoring of the channel doping profile, the pocket implantation and graded S/D implantation.

2. Experimental

Dual gate 0.1 μ m CMOS with 70nm physical gate length and equivalent oxide thickness (EOT) 1.7nm is implemented with shallow trench isolation 4k \AA as shown in Fig. 1. Channel for NMOS and PMOS was doped by using boron dose of $2\text{-}6 \times 10^{12}/\text{cm}^2$ with energies varying from 10 to 40keV and by using arsenic dose of $2\text{-}6 \times 10^{12}/\text{cm}^2$ with energies varying from 100 to 200keV respectively. Gate dielectric oxide was grown by using NO gas and gate poly electrode was formed subsequently. An offset spacer for reducing the gate to source/drain (S/D) overlap capacitance (C_{gdo}) was followed by a shallow S/D extension (SDE) with the abrupt pocket implantation. After forming L-shaped spacer, N+S/D implantation was done with arsenic dose of $3 \times 10^{15}/\text{cm}^2$ at 40keV followed by phosphorus dose of $1\text{-}5 \times 10^{13}/\text{cm}^2$ at energies varying from 30 to 60keV for a graded N+S/D junction. Similarly, boron P+S/D implantation was used with a dose of $3 \times 10^{15}/\text{cm}^2$ at 4keV and then boron was implanted with a dose of $1\text{-}5 \times 10^{13}/\text{cm}^2$ at energies varying from 10 to 15keV for a graded P+S/D junction. After S/D activation of 1050 $^\circ$ C spike rapid thermal annealing (RTA) with cover SiO₂, CoSi₂ was formed on deep S/D and gate electrode.

3. Results and discussion

The parasitic C_j and $I_{leak,j}$ can be suppressed by the optimization of the channel, pocket, S/D and graded S/D doping profile. As shown in Fig. 2, the simulation result shows that n-channel boron energy of 10keV is feasible for reducing the area/periphery C_j and $I_{leak,j}$. In Fig. 3, channel energy condition of 10keV reduces N+/PW area junction capacitance (C_{ja}) by 70% compared to 40keV condition

after junction side-wall capacitance (C_{jsw}) is decoupled separately. Fig. 4 shows the reduced P+/NW C_{ja} by 80% after C_{jsw} effect was decoupled as we optimized the doping profile with lower channel energy, higher pocket tilt and additional P+S/D graded implantation. Fig. 5 shows more reduction of N+/PW C_{ja} with the fine tuning for N+S/D graded implantation condition. In this work, the parasitic capacitances were significantly reduced compared to the relevant published data [2] as shown in Table I. Careful doping profile optimization results in a reduction of N+/PW C_{ja} to $0.8\text{fF}/\mu\text{m}^2$ and P+/NW C_{ja} to $0.7\text{fF}/\mu\text{m}^2$. Furthermore, C_{gdo} and the side wall junction capacitance under gate electrode (C_{jswg}) are minimized with the optimized SDE and pocket implantation condition.

In the same way as the parasitic capacitance reduction, N+/PW and P+/NW $I_{leak,j}$ was suppressed to $<50\text{nA}/\text{cm}^2$ for area type diode (area= $6600\mu\text{m}^2$, perimeter= $460\mu\text{m}$) and to $<0.1\text{fA}/\mu\text{m}$ for periphery type diode (area= $12000\mu\text{m}^2$, perimeter= $64800\mu\text{m}$) by the optimization of channel doping, deep S/D and S/D graded implantation as shown in Fig. 6 and Fig. 7 respectively [3][4].

High performance devices were achieved by the abrupt pocket profile, shallow SDE junction [5] and spike RTA as shown in Fig. 8. Optimized SDE and pocket structure not only minimized the parasitic series resistance to improve the driving current but also reduced C_{gdo} to decrease the parasitic loading capacitance [6]. The propagation delay with 16.3% lower N+/PW C_{ja} is 6.5% faster than the higher C_{ja} condition at the same driving current and the bigger gate length shows slower RO delay as shown in Fig. 9. The unloaded ring oscillator achieved 13ps/stage delay with the realized low parasitic capacitance and the high performance devices at 1.0V operation.

4. Conclusions

For 0.1 μ m technology, high performance CMOS device was demonstrated with a superior drive current. Careful optimization in channel, pocket and source/drain doping profile results in a reduction of N+/PW and P+/NW area junction capacitance to $0.8\text{fF}/\mu\text{m}^2$ and to $0.7\text{fF}/\mu\text{m}^2$ respectively. In addition, area diode leakage current $<50\text{nA}/\text{cm}^2$ and periphery diode leakage current $<0.1\text{fA}/\mu\text{m}$ are achieved. The reduced parasitic capacitance and the high driving current of NMOS $625\mu\text{A}/\mu\text{m}$ and PMOS $285\mu\text{A}/\mu\text{m}$ at off-state current $15\text{nA}/\mu\text{m}$ enable to operate the unloaded ring oscillator with 13ps/stage delay at 1.0V operation.

References

- [1] L.K. Han and S. Biesemans, VLSI Tech. Symp. Digest, 2000
- [2] K.K. Young, S.Y. Wu and J.Y.C. Sun, IEDM Tech. Digest, 2000
- [3] Ken-ichi Goto, Junichi Watanabe and Toshihiro Sugii, IEDM Tech. Digest, 1999, pp. 363-369
- [4] M. Mehrotra, J.C. Hu and M. Rodder, IEDM Tech. Digest, 1999
- [5] Howard C.H. Wang and C.C. Wang, IEDM, 2001, pp. 63-66
- [6] Atsushi Hori and Bunji Mizuno, IEDM Tech. Digest, 1999

Table I Parasitic junction capacitances

CMOS Logic	NMOS	PMOS
Cj [fF/ μm^2]	0.8	0.7
Cjsw [fF/ μm]	0.03	0.03
Cjswg [fF/ μm]	0.4	0.3
Cgdo [fF/ μm]	0.2	0.3




Fig. 2 Simulation doping profile of boron n-channel region with varying implantation energy




Fig. 1 TEM micrograph with gate length 70nm and EOT 1.7nm




Fig. 3 N+/PW area junction capacitance with varying energy of boron n-channel




Fig. 4 P+/NW area junction capacitance for optimum vs. baseline condition




Fig. 5 N+/PW Cj reduction with respect to N+S/D graded implant condition




Fig. 6 N+/PW junction leakage current according to n-channel implantation




Fig. 7 P+/NW junction leakage current for optimum vs. baseline condition




Fig. 8 Off-state current vs. drive current for NMOS and PMOS device with gate length 70nm at V_{DD}=1.0V




Fig. 9 Propagation delay vs. normalized Idsat with different junction capacitance and gate length