

P3-1

Annealing Effects on Interface States and Fixed Charges of TiN/Al₂O₃/Si MOS structure deposited by Atomic Layer Deposition

In Sang Jeon¹, Jaehoo Park¹, Cheol Seong Hwang¹, Hyeong Joon Kim¹,
Jong-Ho Lee², Nae-In Lee², Ho-Kyu Kang²

¹School of Materials Science & Engineering, Seoul National University, San 56-1, Shillim-dong, Kwanak-ku, Seoul, KOREA

²Advanced Process & Development TEAM, System LSI Division & ³Technology & Development TEAM,

Samsung Electronics Co., Ltd., San#24, Nongseo-Ri, Kiheung-Eup, Yongin-City, Kyungki-Do, KOREA

Phone:82-2-880-5451(233), Fax:82-2-887-6575, E-mail:isjeon07@snu.ac.kr

1. Introduction

With the continued scaling of gate length to the deep sub micron, numerous researches have been focused on high-k dielectric materials as a substitute for SiO₂ gate oxide. The candidate gate dielectrics are Ta₂O₅, Al₂O₃, HfO₂, ZrO₂ and Hf, Zr silicates, etc. Among these materials Al₂O₃ is promising since it shows a low level leakage current density due to larger band-gap although its dielectric constant is rather low. However, there are several issues to overcome for its application as gate dielectric. First, Al₂O₃ is known to have a large amount of fixed charge density [1-2] resulting in a flat band (V_{fb}) or threshold voltage shift. Second, it has a large interface state density (D_{it}) compared to SiO₂. Therefore, in this study, the variations in D_{it} and V_{fb} of TiN/Al₂O₃/Si MOS capacitor with the various annealing conditions were investigated. From this investigation the optimum annealing condition was determined. "Slow" and "fast" interface states were analyzed from the hysteresis measurement of C-V curves and conductance method, respectively.

2. Experimental

5.8-nm-thick-Al₂O₃ film were grown on 8-in-diameter p-type (doping concentration of 4.7×10¹⁷/cm³) Si (100) wafer by an atomic layer deposition method at 350°C using TMA (Trimethylaluminum:Al(CH₃)₃) and H₂O as the precursors. The growth rate of Al₂O₃ was ~1 Å/cycle. Then, 25-nm-thick TiN/300-nm-thick Al film stack was sputter-deposited as the metal electrode. The MOS capacitors with an active area of 52402μm² were patterned using photolithography and reactive ion etching. Post-annealing of the capacitors was performed at temperatures of 300, 375, 450°C, respectively, for 30min under H₂/N₂=10/90 ambient using a vertical furnace. For more exact comparison, one of the samples was annealed at 450°C for 30min in N₂ ambient. The C-V measurement frequency ranged from 1KHz to 100KHz. Table 1 shows the list of annealing conditions and some data from C-V measurements.

3. Result and discussion

Fig.1 shows the conventional high frequency C-V curve of the as-fabricated sample. The measured capacitance equivalent oxide thickness (CET), from accumulation capacitance is 3.3 nm, and, thus, the dielectric constant of the Al₂O₃ film was estimated to be 6.8, which is a somewhat lower value than the bulk dielectric constant.

It is known that the hysteresis voltage (V_h) of C-V curve can be used to estimate the slow interface state density using the following equation: N_{si}=C_{ox}V_h/q, where C_{ox} is the areal capacitance of insulator layer and q is the electron charge [3]. The slow interface state density of the as-fabricated sample was estimated to be 1.27×10¹²/cm², which is far higher than that of the SiO₂/Si interface. It was found that V_h was reduced with post-annealing temperature regardless of annealing ambient. Fig. 2 shows that the slow interface state density reduced to ~3×10¹¹/cm² after the annealing at temperatures above 375°C.

It was reported that ALD-Al₂O₃ films had a large amount negative fixed charge (Q_f) of approximately 5×10¹²/cm² and the flat-band voltage shift (ΔV_{fb}) was positive. Because the fixed charge degrades device performance, it is important to understand their properties and thermal behavior with annealing conditions and to reduce their densities for device application. Fig. 3 shows that the H₂ annealing was very effective for reducing the fixed charge densities. Due to the decrease in the fixed charge, a negative voltage shift (ΔV_{fb}) is obtained. The higher annealing temperature resulted in a larger ΔV_{fb}. However, ΔV_{fb} was almost zero when the sample was annealed at 450°C under N₂ atmosphere. This result suggests that there is a chemical reaction between hydrogen and the fixed charges in Al₂O₃. The reductions of fixed charge density (ΔN_f) are 6.8×10¹¹/cm², 1.07×10¹²/cm², 8.5×10¹¹/cm², of the samples annealed 300°C(H₂), 375°C(H₂), 450°C(H₂), respectively.

In order to extract fast interface state density (D_{it}), conductance of the MOS capacitors were measured as a function of frequency [4]. Fig.4 shows the change in D_{it} with annealing conditions. D_{it} of the as-fabricated sample was 1.8×10¹²/eVcm² at the Si midgap and 1.27×10¹³/eVcm² near the valence band edge. The D_{it} decreases with H₂ and N₂ annealing. However, no difference was observed in the 300-450°C range. After annealing, the fast interface state density decreased to 1.4×10¹²/eVcm² at the midgap. The capture cross-section (σ_p) near the midgap is ~6×10⁻¹⁴ cm² in the as-fabricated sample which is higher than that of SiO₂/Si MOS capacitor [5]. This suggests that there are higher possibility for carrier (hole) to collide with the trap centers in TiN/Al₂O₃/Si MOS system.

Fig. 5 is a high resolution TEM image of sample annealed 450°C in H₂. Al₂O₃/Si interface is very clear and no interfacial layer is observed. The TiN/Al₂O₃ interface was a little bit rough which might cause the fast state centers. More detailed study on the fast states generated by metal/Al₂O₃(or other oxide materials) system electrode will be necessary.

4. Conclusion

The variations in slow/fast interface states of TiN/Al₂O₃/Si MOS capacitor as a function of the post-annealing were studied using C-V and conductance method. It was observed that the slow interface states, by fixed charge, were drastically reduced by H₂ annealing at 375°C for 30min. Fast states were also reduced by the H₂ or N₂ annealing at temperatures higher than 300°C.

5. Reference

- [1] J.M.Hergenrother, G.D.Wilk, T.Nigam *et al*, IEDM2002,
- [2] D.G.Park, H.J.Cho *et al.*, J. Appl. Phys.89, 6275(2001)
- [3] Takashi Hori, Gate Dielectric and MOS ULSIs, (1997)
- [4] E.H.Nicollian, J.R.Brews, *MOS Phys. and Tech.* (1982)
- [5] G. Barbottin, A. Vapaille., *Instabilities in Silicon Devices*, (1990)




Fig.1 C-V curve of the as-fabricated sample. Hysteresis due to the slow interface states




Fig.2 Slow interface states densities with annealing condition from C-V measurement

Table I. List of samples: Annealing condition and the results of C-V measurement(10KHz).

Sample	Temp.(C)	Ambient	V_h (mV)	ΔV_{fb} (mV)
as-fabricated	-	-	169	
H ₂ 300C	300°C	H ₂ /N ₂ =10/90	128	-107
H ₂ 375C	375°C		36	-167
H ₂ 450C	450°C		56	-134
N ₂ 450C	450°C		N ₂	54

V_h : Hysteresis form forward and reward voltage sweep
 ΔV_{fb} : Voltage shift from C-V curves due to the reduction of the fixed charge




Fig.5 High resolution TEM image of the sample annealed at 450°C in H₂. The thick of Al₂O₃ is 58Å.






Fig. 3 The flat band voltage shift(ΔV_{fb}) of annealed samples from the flat band voltage($V_{fb}=0.54V$) of as-fabricated sample. The negative voltage shift due to the reduction of negative fixed charge. (a) H₂ 300°C, (b) H₂ 300°C, (c) H₂ 450°C.




Fig. 4 Fast interface state density which obtained by using conductance method. ϕ_s is the surface potential. ($\phi_s=0$ in Si midgap.)