One Cleaning Solution for Complete CMOS Processes

T. S. Chao1,2, C. H. Yeh3, T. M. Pan4, T. F. Lei4, and Y. H. Li5

1Department of Electrophysics, National Chiao Tung University, Hsinchu, Taiwan
2National Nano Device Labs., 1001-1 Ta Hsueh Rd., Hsinchu, 30050, Taiwan
3Dep. of ESS, National Tsing Hua Uni., Hsinchu, Taiwan
4Dep. of EE and Institute of Electronics, National Chiao Tung Uni. Hsich, Taiwan
5Merck-Kanto Advanced Chem. Ltd, Taoyuan, Taiwan

Introduction
The RCA cleaning processes has been used more than 30-year [1], it is still used in the CMOS production line. There are two-step in RCA cleaning process, including NH4OH : H2O : H2O (SC-1) to remove particles and some traces of metallic contamination, and HCl: H2O2, H2O (SC-2) to remove metallic contaminants. When wafers undergo the photore sist (PR) patterning, an additional step of H2SO4 : H2O2 (SPM) should be added to remove the residual PR. Figure 1 shows a typical cleaning process in a deep-sub-quarter-micron CMOS fabrication. Before silicidation, there are 19 cleaning-step and 4 different cleaning methods. Where clean-A is the RCA plus SPM, clean-B is the RCA, clean-C is for SPM only, clean-D is for pre-gate oxide cleaning. It is noted that, the number of cleaning steps in the CMOS fabrication is huge and cleaning method is complex. Hence, the purpose of this study is to develop one cleaning solution to replace all cleaning methods mentioned above. At the same time, the cleaning efficiency and the final devices’ performance can be still maintained. In our previous reports, such a cleaning solution has been successfully employed in post-CMP cleaning on poly-Si polishing [2], in pre-gate oxide cleaning [3], and finally optimized the recipe in pre-gate oxide cleaning [4]. The one cleaning solution bases on the conventional SC-1 with addition of tetramethyl ammonium hydroxide (TMAH), a surfactant to enhance particle removal efficiency, and ethylenediamine tetraacetic acid (EDTA) to reduce metallic contamination. The optimized temperature is 60°C and time is 5-min.. On the other hand, it is 70°C and 10-min. for RCA. We have demonstrated the good efficiency for removing particles, metallic contamination and organic. It demonstrated the comparable or even better performance than two-step RCA cleaning processes [2-4]. Consequently, this is the first time, we extend this recipe to complete CMOS fabrication process. We found this scheme shows very significant improvement and advantages.

Device Fabrication
There are two splits of nMOSFETs in our study. One is undergo conventional RCA cleaning process as shown in Fig.1, the other was cleaned by one cleaning solution only for every cleaning step, i.e., the step in clean A to clean D was replaced by this one-cleaning solution. The step is only one and DI water rinse time is only one too. After LOCOS isolation, wafers were implanted for Vth adjustment and anti-punchthrough. The gate oxide thickness was 3.2 nm and poly-Si gate is 200 nm. After S/D implant, wafers were annealed by RTA at 1050°C for 20-sec.

Results and Discussion
Figure 2 shows the Id-Vd curves for a long channel device (L= 250 μm). Device with one-cleaning solution (one-step) exhibits 4.6 % higher driving current than RCA counterpart (control) @Vg-Vt=3 V and Vd=3V. As channel length is shorter L=1-μm, the improvement increases to 7.7%, (not shown). Transconductance at linear region for L=250 μm are shown in Fig.3. Improvements are 6.8 %. The transconductance for one μm device shows the same trend as those for long channel devices. Larger improvement (~18.4%) at Gmax is found. This is due to cleaner and flat interface can be obtained by one-step cleaning [2-4]. One-step devices also have better performance in interfacial defect density, Dn, (2.2*1010 cm-2eV-1, and 5.07*1010 cm-2eV-1 for control) sub-threshold swing (80.2 vs. 81.7 mV/dec.).

Figure 4 shows the gate leakage at 1.0V for the MOS capacitors. It is almost the same level for both samples. Breakdown field distribution is shown in Fig. 5. One-step devices show even better performance than control ones. Time-to-soft breakdown is also measured and shown in Fig. 6. They are comparable. To confirm this result, a second run was performed. The driving current is still improved for one-step devices for both L= 1, and 250 μm. Figure 7 compares the DI water consumption and processing time for both methods. For one CMOS lot, it saves 20-times DI water rinse by using one-step solution. The typical time-saving for cleaning is around 3 hours for each lot. The overall benefits for this process are compiled in Fig.8. They are: reduced cost of equipment to 1/3; and time for each cleaning process to 1/2 to 1/3; reduced DI water consumption. Take a 30,000 wafer/month line for example, around 1200 lots, it saves DI water as high as 1200x20x300 liter, 7.2x106 liter/month, where 300-liter is the typical DI consumption for one 8-in lot for one rinsing cycle. Since the time for each run can be reduced at the same time, the throughput can be increased simultaneously. But the most important is that we don’t need to handle huge chemical waste as before, it is of great benefit to our environment eventually.

References
High Performance Logic Flow

1. Initial clean 
   - Clean A
   - Clean B
2. Zero-layer: 
   - Clean D
3. N-well LI: 
   - Clean A
4. P-well LI: 
   - Clean A
5. Define PBLOCOS: 
   - Clean A
6. N-field LI: 
   - Clean A
7. Oxidation: 
   - Clean B
8. Strip (pad oxide): 
   - Clean B
9. Strip oxide: 
   - Clean B
10. P, N-anti and V,n 
   - Clean A

Fig. 1. The cleaning steps in conventional CMOS process.

Fig.2 Id-Vd curves for L=250 μm devices.

Fig.3 Transconductance for L= 250 μm at linear region.

Fig.4 Gate leakage of MOS capacitor of area 9x10^4 cm².

Fig.5 Distribution of breakdown field

RCA vs. One-Solution

<table>
<thead>
<tr>
<th>Times of RCA vs. One-Solution</th>
<th>Times of RCA vs. One-Solution</th>
<th>Difference</th>
<th>Total T in CMOS</th>
<th>Number good</th>
</tr>
</thead>
<tbody>
<tr>
<td>A: 3</td>
<td>1</td>
<td>2</td>
<td>8</td>
<td>16</td>
</tr>
<tr>
<td>B: 2</td>
<td>1</td>
<td>1</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>C: 1</td>
<td>1</td>
<td>0</td>
<td>6</td>
<td>0</td>
</tr>
<tr>
<td>D: 1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>Total</td>
<td></td>
<td>20</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- **Time**
  - **RCA:**
    - Clean A: 60-min
    - Clean B: 40-min
    - Clean C: 20-min
    - Clean D: 50-min
    - **One-solution:**
      - Clean one: 15-min
      - **Save:** 8.75-hour
  - **Control**
    - Clean: 3.0 V
    - Clean: 2.5 V
    - Clean: 1.0 V
    - Clean: 0.5 V

Fig.6 Distribution of time-to-soft-breakdown.

Fig.7 D.I. water rinse times for RCA and one-step solution.

Fig.8 Merit of one-step solution vs. RCA cleaning method.

<table>
<thead>
<tr>
<th>Remarks</th>
<th>Cost of Equipment</th>
<th>RCA</th>
<th>Cost of H₂O₂, chemical, waste-handling</th>
<th>Time of each run</th>
<th>Time of cleaning process</th>
<th>Time of cleaning step</th>
</tr>
</thead>
</table>