32Mb Chain FeRAM – An Overview

Daisaburo Takashima and Thomas Röhr

FeRAM Development Alliance, Toshiba Corp. Yokohama, Japan, 1 Infineon Technologies Japan K.K., Yokohama, Japan
Toshiba Design Square, 2-5-1 Kasama, Sakae-ku, Yokohama 247-8585, Japan
daisaburo.takashima@toshiba.co.jp, 1 thomas.roehr@infineon.com

1. Introduction
Recently the FeRAM development has shifted more and more to the high density scale, the FeRAM Development Alliance between Toshiba and Infineon has developed a 8M [1] and a 32M product chip [2]. The current focus is on small cell size and high array efficiency to offer a memory technology suitable for high-density stand-alone applications as well as customized system-on-chip solutions. The very low write power consumption of FeRAM is a key feature in portable battery powered and especially so in contactless applications. The applied Chain FeRAM™ architecture is a promising candidate to fulfill all these requirements.

2. Architecture
This paper describes a 32Mb Chain FeRAM fabricated in a 0.2μm 3-metal CMOS process. A small COP ferro cell (capacitor on plug) combined with advanced design features like a compact chain cell block layout and a segment/stitch array architecture allows the realization of a 32M chip with a die size of 96mm². Figure 1 shows the cross section of the realized compact chain cell block with significant reduction of the required plate line area by making use of the 3-metal layer process. The area efficient segment/stitch architecture is shown in Fig. 2. In this 512K array block the M3 layer is used for 1) the main block selector (MBS) signal which realizes the segment array architecture, 2) the stitches for the local word lines and the local block selectors, and 3) the local plate line with low resistance. This array architecture quadruples mat size from 128K to 512K without access time penalty and reduces the overall chip area saving up to about 4.4%.

The overall chip area saving adds up to about 4.4%

3. Operation
One of the key design issues in FeRAMs is reliable data protection under all operating conditions, especially during power-off. A suitable power-on sequence and a reverse power-off sequence were implemented to prevent data loss during ramp up/down of the internal voltages. The boosted word line voltage (VPP) and the word lines are activated first to make sure all the cell transistors are turned on and the ferroelectric capacitors are charged. Once the cell transistor is in the conducting state the cell capacitor is effectively protected against noise. Subsequently the array voltage (VAA) for BL and PL is activated. Even if noise occurs on BL or PL during power-up of VAA, the cells are effectively shielded and disturb or data loss is prevented.

A sub-0.1μA ultra-low-standby current DC bias generator was implemented in order to minimize the stand-by current consumption which is crucial in mobile applications. A large resistance is used in the feedback loop during stand-by and is switched to a lower resistance when the chip goes into active mode. A sophisticated design of the switchable feedback resistor suppresses switching noise and assures stable operation of this ultra-low-power voltage generator.

Both /CE and address transition triggered access modes are available on the 32M chip providing nearly complete compatibility to a SRAM user interface. The presented chip includes an address transition detector (ATD), which monitors the change of any address pin and activates the chip accordingly. During power-up the implemented interface circuit generates an additional ADT pulse making sure that the data on the outputs corresponds to the applied address even if /CE is continuously activated and no address transition has occurred (Fig. 4). This makes the FeRAM interface yet more compatible to a SRAM. However, write back of the data after read has to be assured in FeRAMs which prohibits full compatibility to static RAMs.

A flexible column redundancy scheme was implemented that can be activated by both laser fuses and electrical fuses based on ferro cells. The redundant columns are located on one edge of the array and can be used over the full column address range. This scheme facilitates a post-package repair of a high number of single bit fails with a limited number of redundant columns and a small area overhead.

4. Results
Figure 5 shows a micrograph of the 32M chain FeRAM chip and some functional blocks like array mat, decoders, drivers and column redundancy areas. The measured random access time is < 50ns at VDD = 3V at room temperature as shown in the Shmoo plot in Fig. 6. Table I. gives an overview of the 32M product specification.

Acknowledgements:
The authors would like to thank all project members of the Infineon/Toshiba FeRAM development alliance for their fruitful support and valuable contribution to this work.

References:
Fig. 1: Cross section of the compact chain cell block layout consisting of 8 cells and a block select transistor.

Fig. 2: Area efficient architecture of an array block.

Fig. 3: Power-up sequence for secure operation.

Fig. 4: SRAM compatible interface with ATD (address transition detection) triggered access scheme.

Fig. 5: Die micrograph of the 32M FeRAM chip with a die size of 96mm², a cell size of 1.875µm² and an array efficiency of 65.6%.

Fig. 6: Shmoo plot of access time vs. external supply voltage.

Tab. 1: Product specification data of the 32M chip.

<table>
<thead>
<tr>
<th>Technology</th>
<th>0.2µm; 1WSi; 3Al</th>
</tr>
</thead>
<tbody>
<tr>
<td>Chip size</td>
<td>96mm²</td>
</tr>
<tr>
<td>Cell type</td>
<td>PZT COP</td>
</tr>
<tr>
<td>Cell size</td>
<td>1.875µm² (1T1C)</td>
</tr>
<tr>
<td>Organization</td>
<td>2M x 16bit</td>
</tr>
<tr>
<td>VDD</td>
<td>2.5/3.0V</td>
</tr>
<tr>
<td>tACC</td>
<td>50ns</td>
</tr>
<tr>
<td>tCYC</td>
<td>75ns</td>
</tr>
<tr>
<td>IDDO</td>
<td>30mA</td>
</tr>
<tr>
<td>IDDS</td>
<td>3µA</td>
</tr>
</tbody>
</table>