Stress Migration Phenomena of Cu interconnects

Takayuki Oshima, Ishikawa Kensuke, Tatsuyuki Saito, Hideo Aoki and Kenji Hinode
Device Development Center, Hitachi, Ltd., 16-3, Shin-machi 6-chome Ome-shi, Tokyo 198-8512, Japan
Phone: +81-428-33-2019, Fax: +81-428-33-2161, E-mail: takayu-o@ddc.hitachi.co.jp

1. Introduction

Stress migration (SM) phenomena in multi-level Cu interconnects are causing serious problems no less than electromigration (EM) or time dependent dielectric break down (TDDB). The SM phenomena, which are observed as an increase in via resistance caused by void formation in the Cu wiring due to thermal stress. The stress-induced voiding that occurs at process temperatures around 400°C has already been described previously [1]. However, recent reports have shown that degradation can occur at temperatures below 300°C [2,3].

In this study, we investigated SM phenomena for 130-nm-node Cu interconnects [4], and we classified them into two modes: (A) voiding inside vias and (B) voiding under vias. We also discussed the mechanism of the SM phenomena. As a result, we have shown that both modes can be suppressed by the process improvements.

2. Experimental and Discussion

A. Stress-induced voiding inside vias

Figure 1 shows the failure rate of via-chain resistance shifts after baking. The baking was performed at 250°C for 100 hrs without electrical bias. The resistance shift is the difference in the via-chain resistance before and after baking. The five via-chain types were evaluated. Their upper and lower wires have different wire width (0.18 µm, 1 µm, and 4 µm). It was clearly demonstrated that the failure rate of the via-chain resistance strongly depends on the wire areas, and that it could be suppressed by the process optimizations.

Figure 2 is an SEM image of a via failed through 250°C baking. A void appears at the bottom of the via. We also detected carbon on the void wall, which we assumed to be polymer residue. From these results, we considered that the poor adhesion due to locally deteriorated coverage of barrier metal was the main cause of this type of stress-induced voiding, and the degradation mode was accelerated by stress from the wide wires above the vias. Therefore, we optimized both (1) the via cleaning processes to remove the polymer residue and (2) the dry etching processes to improve the via shape. Optimizing these processes enabled completely suppressing this SM mode as shown in Fig. 3.

B. Stress-induced voiding under vias

Although the stress resistance at temperatures above 250°C was suppressed by the process optimizations, another SM phenomenon was observed at stress temperatures below 200°C [2]. Figure 4 shows the failure rate of via chain resistance shift after baking at 175°C for 140 hrs. In this case, a significant resistance shift was observed for the vias with wide wire underneath. This SM mode is enhanced when the line width exceeds 2µm and the temperature range between 150-200°C as shown in Fig. 5.

A cross-sectional TEM image of a via failed through 200°C C/140 hrs baking is shown in Fig. 6. A void is visible underneath the barrier metal at the bottom of the via. In our TEM analysis, all voids were connected to Cu grain boundaries.

Figure 7 shows the cumulative probability of the shift of a single-via resistance measured by using four-wire Kelvin measurements. The wire under the via was 5 µm wide. A resistance shift only occurred for 20-30% of the vias, and the rate was independent of the baking time. We consider that one factor determining that a via is “weak” is the distance from the vias to the Cu grain boundaries.

We studied SM phenomena of Cu interconnects at temperatures below 250°C. We investigated two SM phenomenon modes and found that one mode occurs in vias with wide wires above and that it could be suppressed by optimizing the via shape and the via-cleaning processes. The other mode occurs under vias with wide wires underneath them. The second mode was suppressed by increasing the Cu grain size, reducing the Cu stress, and improving the adhesion of the barrier metal to Cu.

3. Conclusions

References
Fig. 1 Dependence of failure rate of via-chain resistance on the line width.

Fig. 2 SEM image of a via failed through 250°C baking

Fig. 3 Failure rate of via-chain resistance shift and process optimization.

Fig. 4 Dependence of failure rate of via-chain resistance on the line width.

Fig. 5 Dependence of the failure rate on the line width and the baking temperature.

Fig. 6 Cross sectional SEM image of a failed via.

Fig. 7 Cumulative probability of the single-via resistance shift. The baking temperature was 200°C.

Fig. 8 Failure rate of via-chain resistance shift and process optimization.