

## Non-Recessed-Gate Enhancement-Mode AlGaN/GaN HEMTs with High RF Performance

Akira Endoh, Yoshimi Yamashita, Keiji Ikeda, Masataka Higashiwaki<sup>1</sup>,  
Kohki Hikosaka, Toshiaki Matsui<sup>1</sup>, Satoshi Hiyamizu<sup>2</sup> and Takashi Mimura

Fujitsu Laboratories Ltd., 10-1 Morinosato-Wakamiya, Atsugi, Kanagawa 243-0197, Japan

Phone: +81-46-250-8230 Fax: +81-46-250-8844 E-mail: aendoh@flab.fujitsu.co.jp

<sup>1</sup>Communications Research Laboratory, 4-2-1 Nukui-kitamachi, Koganei, Tokyo 184-8795, Japan

<sup>2</sup>Graduate School of Engineering Science, Osaka University, 1-3 Machikaneyama, Toyonaka, Osaka 560-8531, Japan

### 1. Introduction

AlGaN/GaN high electron mobility transistors (HEMTs) are devices that can operate at high power, at high speed and in a high temperature environment. Recently, several reports on high performance AlGaN/GaN HEMTs have been published [1-3]. Such high performance was achieved with depletion-mode (D-mode) HEMTs where the threshold voltages have typically been  $-4 \sim -8$  V. Enhancement-mode (E-mode) HEMTs are strongly required because of circuit simplicity and low power dissipation. Thus far, E-mode HEMTs have been fabricated by using recessed-gate structures for AlGaAs/GaAs [4] and AlGaIn/GaN [5,6] material systems. However, process damage induced during the fabrication of recessed-gates is a serious problem. In this paper, we report on the fabrication and performance of non-recessed-gate E-mode AlGaN/GaN HEMTs.

### 2. Fabrication Process

AlGaIn/GaN HEMT epitaxial layers were grown on (0001) sapphire substrates through metal organic chemical vapor deposition (MOCVD). The layers were a 2- $\mu\text{m}$  GaN, which was the bottom layer, and a 10-nm  $\text{Al}_{0.25}\text{Ga}_{0.75}\text{N}$ . The  $\text{Al}_{0.25}\text{Ga}_{0.75}\text{N}$  barrier layer was not doped. Hall measurements of this structure revealed a two-dimensional electron gas (2DEG) sheet density of  $6.8 \times 10^{12} \text{ cm}^{-2}$  and a 2DEG mobility of  $840 \text{ cm}^2/\text{Vs}$  at room temperature.

Source and drain ohmic contacts with a source-drain spacing  $L_{\text{sd}}$  of 2  $\mu\text{m}$  were formed using alloyed Ti/Al at  $750^\circ\text{C}$ . The specific contact resistance was about  $2.0 \times 10^{-6} \Omega \text{ cm}^2$ . T-shaped Mo/Pt/Au Schottky gates with widths  $W_g$  of  $50 \times 2 \mu\text{m}$  were fabricated with electron beam (EB) lithography and a standard lift-off technique. A  $\text{SiO}_2/\text{SiN}$  double-layer film was used as the mask material. A T-shaped gate pattern was directly written through 50-keV EB exposure after coating with a triple-layer EB resist consisting of ZEP/PMGI/ZEP. The bottom of the T-shaped gate pattern was then replicated on the SiN film by reactive ion etching (RIE) with  $\text{CF}_4$  gas. The  $\text{SiO}_2$  film was wet-chemically etched. A series of etching processes enabled us to minimize the process-induced damage. Finally, the Mo/Pt/Au gate metal was evaporated and lifted off. A schematic cross-section of the fabricated HEMT is shown in Fig. 1.

### 3. Device Performance

We measured the on-wafer DC and RF characteristics at room temperature. Figure 2 shows the current-voltage ( $I$ - $V$ ) characteristics of a 120-nm-gate HEMT. It was almost normally-off at a gate-source voltage  $V_{\text{gs}}$  of 0 V, indicating E-mode device operation. The maximum transconductance  $g_m$  was 295 mS/mm at a drain-source voltage  $V_{\text{ds}}$  of 3 V.




Fig. 1 Schematic cross-section of fabricated AlGaIn/GaN HEMT.




Fig. 2 Current-voltage characteristics of 120-nm-gate HEMT. Gate-source voltage  $V_{\text{gs}}$  is decreased from 2 V (top) to -1 V (bottom) in -1 V steps.

This maximum  $g_m$  is comparable to that of D-mode HEMTs. It is well known that the deposition of  $\text{SiO}_2$  on the AlGaIn layer causes pronounced current collapse in AlGaIn/GaN HEMTs [7]. However, very little current collapse occurred with the maximum  $V_{ds}$  of 5 V in our HEMTs. Figure 3 shows the  $V_{gs}$  dependence of the gate-source current  $I_{gs}$  for the same HEMT. As we can clearly see from Fig. 3, this HEMT has very high breakdown voltage. The turn-on voltage was 1.6 V at 1 mA/mm forward gate current.

The S-parameters were measured in a frequency range




Fig. 3 Gate-source voltage  $V_{gs}$  dependence of gate-source current  $I_{gs}$  for 120-nm-gate HEMT.




Fig. 4 Frequency dependence of current gain  $|h_{21}|^2$  and Mason's unilateral power gain  $U_g$  in 120-nm-gate HEMT. Drain-source voltage  $V_{ds}$  was 3 V and gate-source voltage  $V_{gs}$  was 0.4 V.

from 0.25 to 50 GHz in 0.25-GHz steps with an HP8510C vector network analyzer and on-wafer probes. Figure 4 shows the frequency dependence of current gain  $|h_{21}|^2$  and Mason's unilateral power gain  $U_g$  for a 120-nm-gate HEMT under a  $V_{ds}$  of 3 V and a  $V_{gs}$  of 0.4 V. Note that the parasitic capacitance due to the probing pads was subtracted from the measured S-parameters. We obtained a cutoff frequency  $f_T$  of 55 GHz by extrapolating the  $|h_{21}|^2$  with a -20 dB/decade using a least-squares fit. On the other hand, we obtained a maximum oscillation frequency  $f_{max}$  of 94 GHz from  $U_g$ . Thus, this 120-nm-gate E-mode HEMT also had high RF performance.

#### 4. Summary

In summary, we fabricated non-recessed-gate E-mode AlGaIn/GaN HEMTs with a gate length of 120 nm that were almost normally-off at  $V_{gs}=0$  V. The maximum  $g_m$  was 295 mS/mm. We also measured the S-parameters up to 50 GHz and obtained an  $f_T$  of 55 GHz and an  $f_{max}$  of 94 GHz for a 120-nm-gate HEMT, indicating that this E-mode HEMT also had high RF performance.

#### Acknowledgements

We would like to thank the members of the Millimeter-Wave Devices Group of Communications Research Laboratory, Professor Hiyamizu's Laboratory of Osaka University and Mimura Fellow Group of Fujitsu Laboratories Ltd. for their valuable discussions.

#### References

- [1] M. Micovic, N. X. Nguyen, P. Janke, W.-S. Wong, P. Hashimoto, L.-M. McCray and C. Nguyen, *Electron. Lett.* **36**, 358 (2000).
- [2] V. Kumar, W. Lu, R. Schwindt, A. Kuliev, G. Simin, J. Yang, M. A. Khan and I. Adesida, *IEEE Electron Device Lett.* **23**, 455 (2002).
- [3] A. Endoh, Y. Yamashita, K. Ikeda, M. Higashiwaki, K. Hikosaka, T. Matsui, S. Hiyamizu and T. Mimura, *phys. stat. sol. (a)* (2003) accepted for publication.
- [4] T. Mimura, S. Hiyamizu, K. Joshin and K. Hikosaka, *Jpn. J. Appl. Phys.* **20**, L317 (1981).
- [5] J. S. Moon, D. Wong, T. Hussain, M. Micovic, P. Deelman, M. Hu, M. Antcliffe, C. Ngo, P. Hashimoto and L. McCray, *Conf. Dig. 60th DRC*, p. 23 (2002).
- [6] J. Mita, H. Okita, K. Kaifu, T. Yamada, Y. Sano, H. Ishikawa, T. Egawa and T. Jimbo, *Late News Papers 61st DRC*, II.A-9 (2003).
- [7] K. Kunihiro, K. Kasahara, Y. Takahashi and Y. Ohno, *Jpn. J. Appl. Phys.* **39**, 2431 (2000).