High Performance fully silicided NiSi:Hf gate on LaAlO$_3$/GOI n-MOSFET with Little Fermi-level Pinning

D. S. Yu$^1$, C. F. Cheng$^1$, Albert Chin$^1$, C. Zhu$^2$, M.-F. Li$^2$, and Dim-Lee Kwong$^3$

$^1$Nano Sci. Tech. Ctr., National Chiao Tung Univ., Univ. System of Taiwan, Hsinchu, Taiwan, ROC
$^2$Si Nano Device Lab., Dept. of Electrical & Computer Eng., National Univ. of Singapore, Singapore
$^3$Dept. of Electrical & Computer Engineering, The Univ. of Texas, Austin, TX 78712, USA

1. Introduction

The main challenges for metal-gate/high-$\kappa$ CMOS are the Fermi-level pinning and mobility degradation. The Fermi-level pinning shifts the original low or high workfunction to midgap that causes the intolerable $|V_T|$ increase. The possible mechanism of Fermi-level pinning is due to the interface reaction and dipole creation of high-$\kappa$ dielectric with poly-Si or metal-nitride at high RTA temperatures. In this paper, we have successfully developed the 4.2 eV low workfunction fully silicided NiSi:Hf gate on novel high-$\kappa$ LaAlO$_3$/Ge-on-Insulator (GOI) [1]-[2] n-MOSFETs. The fully silicided gate has special virtue of simple process compatible to current VLSI [1]. Little Fermi-level pinning is evidenced from the nearly identical workfunction of NiSi:Hf on SiO$_2$/Si and LaAlO$_3$/GOI MOSFETs, which may be due to the low temperature 500°C RTA process and robust LaAlO$_3$ dielectric. The achieved low workfunction is close to ideal value from poly-Si gate, which is due to the added Hf to lower down workfunction of NiSi (4.55 eV). The high-$\kappa$ LaAlO$_3$ has unique merits of free from moisture degradation unlike La$_2$O$_3$, preserving high-$\kappa$ (~25) near La$_2$O$_3$ [3]-[4] by adding Al$_2$O$_3$ [1]-[2], and widely available for superconductor application. This is in sharp contrast to HfAlO$_x$ with largely lowered $\kappa$ from HfO$_2$ for improving thermal stability. The high performance NiSi:Hf/LaAlO$_3$/GOI n-MOSFETs is evidenced from the ~5 orders of magnitude lower leakage current at 1.4 nm EOT and high electron mobility of 398 cm$^2$/Vs (1.7X higher than LaAlO$_3$/Si). The poly-Si comparable workfunction, little Fermi-level pinning, low leakage current, high mobility, low thermal budget and process compatible to current VLSI are the merits for NiSi:Hf/LaAlO$_3$/GOI MOSFETs.

2. Experimental

We have used the proton implantation and smart cut to form the thin top layer GOI [1]-[2]. After transistor active region definition, the n$^+$ source and drain were implanted by Phosphorus to GOI or Si and followed by 500°C or 950°C annealing, respectively. The high-$\kappa$ LaAlO$_3$ gate dielectric was deposited from a LaAlO$_3$ source ($\kappa$=25.1) followed by 400°C oxidation and annealing. Then amorphous Si was deposited on LaAlO$_3$. The fully silicided NiSi:Hf gate was formed by depositing Hf and driven-in by 1$^{st}$ RTA, and Ni deposition to form the NiSi:Hf gate by 2$^{nd}$ RTA. For comparison, the Al gate devices and SiO$_2$ gate dielectric devices are also formed.

3. Results and Discussion

To study the workfunction pinning, we have first measured the workfunction of NiSi:Hf on SiO$_2$/Si MOSFET. Fig. 1 shows the SiO$_2$-thickness-dependent $V_{FB}$ plot. A work functions of 4.3 eV is obtained for NiSi:Hf and lower than NiSi (4.55 eV) due to the interface Hf. Note that the 4.3 eV is very close to poly-Si gate n-MOS. Because Hf cannot form low resistivity silicide at 500°C RTA, the 2$^{nd}$ RTA formed NiSi, with interface workfunction control Hf, is crucial for achieving low resistivity of 45$\mu$Ω-cm fully silicided gate. Such resistivity is close to that of NiSi. To the best of our knowledge, this is the first report to achieve both low workfunction and low resistivity simultaneously in fully silicided gate.

![Fig. 1. The $V_{FB}$ versus SiO$_2$-thickness plot of n-MOS capacitors with fully NiSi:Hf and Al gates.](image)

Fig. 2 shows the measured C-V characteristics. The same inversion and accumulation capacitance using fully silicided NiSi:Hf suggests no gate depletion. The small $V_{FB}$ shift is due to slight increase of work function. An EOT of 1.4 nm is obtained that gives a $\kappa$ value of 22.6 at the 8.1 nm thick LaAlO$_3$ on Si from X-TEM. From the measured $V_{FB}$, workfunction of 4.2-4.3 eV is obtained for NiSi:Hf on SiO$_2$ or LaAlO$_3$ and summarized in Table 1 that indicating little Fermi-level pinning.

![Fig. 3 is the gate dielectric J-V characteristics plotted at $V_{G}$-$V_{FB}$. The leakage current is ~5 orders of magnitude lower in LaAlO$_3$ than SiO$_2$ at 1.4 nm EOT due to the thick high-$\kappa$ of LaAlO$_3$. The lower leakage current in NiSi:Hf gate device is due to slightly higher workfunction than Al.](image)

Fig. 4 is the gate dielectric J-V characteristics plotted at $V_{G}$-$V_{FB}$. The leakage current is ~5 orders of magnitude lower in LaAlO$_3$ than SiO$_2$ at 1.4 nm EOT due to the thick high-$\kappa$ of LaAlO$_3$. The lower leakage current in NiSi:Hf gate device is due to slightly higher workfunction than Al.

![Fig. 4 shows the $I_{D}$-$V_{D}$ characteristics. The near identical $I_{D}$-$V_{D}$ plotted at same $V_{G}$-$V_{FB}$ of NiSi:Hf with Al control devices suggests no degradation of n-MOSFETs.](image)
The I_d is significant higher using GOI than Si. The calculated workfunction from measured V_t of NiSi:Hf on SiO_2/Si, LaAlO_3/Si and LaAlO_3/GOI devices is shown in Table 1 with almost the same value of ~4.2-4.3 eV. The close workfunction and small V_t also suggest little Fermi-level pinning, since V_t= V_{fb}+\frac{\Phi_m-\Phi_s}{2}\sqrt{\frac{4q\varepsilon_N}{\Phi_B}}/C_{ox}.

Fig. 5 is the electron mobility of LaAlO_3/Si and LaAlO_3/GOI n-MOSFETs. The electron mobility for Al and NiSi:Hf on LaAlO_3/Si MOSFETs has high 235 cm^2/Vs value and comparable to metal-gate/HfO_2. The mobility further increases by 1.7X to 398 cm^2/Vs using GOI. In combining with GOI p-MOS data [1]-[2], both hole and electron mobility can be largely improved in GOI.

4. Conclusion
We have demonstrated low workfunction, low resistivity, and high performance NiSi:Hf gate on LaAlO_3/GOI n-MOSFETs. These GOI devices have unique merits of dislocation free property for high yield, little Fermi-level pinning, high both electron and hole mobility, no high-κ crystallization, little interface reaction or EOT reduction and fully process compatible to current VLSI technology.

References

<table>
<thead>
<tr>
<th>Material</th>
<th>V_{fb} (V)</th>
<th>X' (eV)</th>
<th>E_g (eV)</th>
<th>N_i (cm^{-3})</th>
<th>\Phi_m (V)</th>
<th>Q_m (μF/cm^2)</th>
<th>C_ox (μF/cm^2)</th>
<th>\Phi_{mCV} (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>NiSi:Hf/SiO_2/Si</td>
<td>-0.58</td>
<td>4.0</td>
<td>1.12</td>
<td>1x10^{15}</td>
<td>0.30</td>
<td>1x10^{11}</td>
<td>1.56x10^{6}</td>
<td>4.26</td>
</tr>
<tr>
<td>NiSi:Hf/LaAlO_3/Si</td>
<td>-0.47</td>
<td>4.0</td>
<td>1.12</td>
<td>1x10^{15}</td>
<td>-2x10^{12}</td>
<td>1.92x10^{6}</td>
<td>4.29</td>
<td></td>
</tr>
<tr>
<td>NiSi:Hf/LaAlO_3/GOI</td>
<td>-0.13</td>
<td>4.0</td>
<td>0.66</td>
<td>5x10^{16}</td>
<td>0.20</td>
<td>-2x10^{12}</td>
<td>1.92x10^{6}</td>
<td>4.23</td>
</tr>
</tbody>
</table>