High Performance fully silicided NiSi:Hf gate on LaAlO₃/GOI n-MOSFET with Little Fermi-level Pinning

D. S. Yu¹, C. F. Cheng¹, Albert Chin¹, C. Zhu², M.-F. Li², and Dim-Lee Kwong³

¹Nano Sci. Tech. Ctr., National Chiao Tung Univ., Univ. System of Taiwan, Hsinchu, Taiwan, ROC
²Si Nano Device Lab., Dept. of Electrical & Computer Eng., National Univ. of Singapore, Singapore
³Dept. of Electrical & Computer Engineering, The Univ. of Texas, Austin, TX 78712, USA

1. Introduction

The main challenges for metal-gate/high-κ CMOS are the Fermi-level pinning and mobility degradation. The Fermi-level pinning shifts the original low or high workfunction to midgap that causes the intolerable $|V_T|$ increase. The possible mechanism of Fermi-level pinning is due to the interface reaction and dipole creation of high-k dielectric with poly-Si or metal-nitride at high RTA temperatures. In this paper, we have successfully developed the 4.2 eV low workfunction fully silicided NiSi:Hf gate on novel high-ĸ LaAlO₃/Ge-on-Insulator (GOI) [1]-[2] n-MOSFETs. The fully silicided gate has special virtue of simple process compatible to current VLSI [1]. Little Fermi-level pinning is evidenced from the nearly identical workfunction of NiSi:Hf on SiO2/Si and LaAlO3/GOI MOSFETs, which may be due to the low temperature 500°C RTA process and robust LaAlO₃ dielectric. The achieved low workfunction is close to ideal value from poly-Si gate, which is due to the added Hf to lower down workfunction of NiSi (4.55 eV). The high-κ LaAlO₃ has unique merits of free from moisture degradation unlike La2O3, preserving high- κ (~25) near La₂O₃ [3]-[4] by adding Al₂O₃ [1]-[2], and widely available for superconductor application. This is in sharp contrast to $HfAlO_x$ with largely lowered κ from HfO_2 for improving thermal stability. The high performance NiSi:Hf/LaAlO₃/GOI n-MOSFETs is evidenced from the ~5 orders of magnitude lower leakage current at 1.4 nm EOT and high electron mobility of 398 cm²/Vs (1.7X higher than LaAlO₃/Si). The poly-Si comparable workfunction, little Fermi-level pinning, low leakage current, high mobility, low thermal budget and process compatible to current VLSI are the merits for NiSi:Hf/LaAlO₃/GOI MOSFETs.

2. Experimental

We have used the proton implantation and smart cut to form the thin top layer GOI [1]-[2]. After transistor active region definition, the n⁺ source and drain were implanted by Phosphorus to GOI or Si and followed by 500°C or 950°C annealing, respectively. The high- κ LaAIO₃ gate dielectric was deposited from a LaAIO₃ source (κ =25.1) followed by 400°C oxidation and annealing. Then amorphous Si was deposited on LaAIO₃. The fully silicided NiSi:Hf gate was formed by depositing Hf and driven-in by 1st RTA, and Ni deposition to form the NiSi:Hf gate by 2nd RTA. For comparison, the Al gate devices and SiO₂ gate dielectric devices are also formed.

3. Results and Discussion

To study the workfunction pinning, we have first measured the workfunction of NiSi:Hf on SiO₂/Si MOSFET. Fig. 1 shows the SiO₂ thickness-dependent V_{FB} plot. A work functions of 4.3 eV is obtained for NiSi:Hf and lower than NiSi (4.55 eV) due to the interface Hf. Note that the 4.3 eV is very close to poly-Si gate n-MOS. Because Hf cannot form low resistivity silicide at 500°C RTA, the 2nd RTA formed NiSi, with interface workfunction control Hf, is crucial for achieving low resistivity of 45µΩ-cm fully silicide gate. Such resistivity is close to that of NiSi. To the best of our knowledge, this is the first report to achieve both low workfunction and low resistivity simultaneously in fully silicided gate.




Fig. 1. The V_{fb} versus SiO₂-thickness plot of n-MOS capacitors with fully NiSi:Hf and Al gates.

Fig. 2 shows the measured C-V characteristics. The same inversion and accumulation capacitance using fully silicided NiSi:Hf suggests no gate depletion. The small V_{fb} shift is due to slight increase of work function. An EOT of 1.4 nm is obtained that gives a κ value of 22.6 at the 8.1 nm thick LaAlO₃ on Si from X-TEM. From the measured V_{fb} , workfunction of 4.2-4.3 eV is obtained for NiSi:Hf on SiO₂ or LaAlO₃ and summarized in Table 1 that indicating little Fermi-level pinning.

Fig. 3 is the gate dielectric J-V characteristics plotted at V_g - V_{fb} . The leakage current is ~5 orders of magnitude lower in LaAlO₃ than SiO₂ at 1.4 nm EOT due to the thick high- κ of LaAlO₃. The lower leakage current in NiSi:Hf gate device is due to slightly higher workfunction than Al.

Fig. 4 shows the I_d - V_d characteristics. The near identical I_d - V_d plotted at same V_g - V_t of NiSi:Hf with Al control devices suggests no degradation of n-MOSFETs.

The I_d is significant higher using GOI than Si. The calculated workfunction from measured V_t of NiSi:Hf on SiO₂/Si, LaAlO₃/Si and LaAlO₃/GOI devices is shown in Table 1 with almost the same value of ~4.2-4.3 eV. The close workfunction and small V_t also suggest little Fermilevel pinning, since V_t= V_{tb}+2 ϕ_B + $\sqrt{(4q\epsilon_sN_a\phi_B)/C_{ox}}$.

Fig. 5 is the electron mobility of $LaAlO_3/Si$ and $LaAlO_3/GOI n$ -MOSFETs. The electron mobility for Al and NiSi:Hf on LaAlO_3/Si MOSFETs has high 235 cm²/Vs value and comparable to metal-gate/HfO₂. The mobility further increases by 1.7X to 398 cm²/Vs using GOI. In combining with GOI p-MOS data [1]-[2], both hole and electron mobility can be largely improved in GOI.




Fig. 2. The measured C-V characteristics $LaAlO_3/Si$ and $LaAlO_3/GOI$ n-MOSFETs with fully silicided NiSi:Hf gate and Al control gate.




Fig. 3. The measured J-V characteristics of LaAlO₃/Si and LaAlO₃/GOI n-MOSFETs with NiSi:Hf and Al gates.




Fig. 4. The I_d - V_d characteristics of LaAlO₃/Si and LaAlO₃/GOI n-MOSFETs with NiSi:Hf and Al gates.




Fig. 5. The electron mobility of LaAlO₃/Si and LaAlO₃/GOI n-MOSFETs with NiSi:Hf and Al gates.

4. Conclusion

We have demonstrated low workfunction, low resistivity, and high performance NiSi:Hf gate on LaAlO₃/GOI n-MOSFETs. These GOI devices have unique merits of dislocation free property for high yield, little Fermi-level pinning, high both electron and hole mobility, no high- κ crystallization, little interface reaction or EOT reduction and fully process compatible to current VLSI technology.

References

1. C. H. Huang et al, Symp. On VLSI Tech. (2003), 119.

- 2. C. H. Huang et al, IEDM Tech. Dig. (2003), 319.
- 3. H. Iwai et al, IEDM Tech. Dig. (2002), 625.
- 4. A. Chin et al, Symp. On VLSI Tech. (2000), 16.

Table 1. The device parameters for NiSi:Hf/SiO₂/Si (1.9 nm EOT), NiSi:Hf/LaAlO₃/Si (1.4 nm EOT) and NiSi:Hf/LaAlO₃/GOI (1.4 nm EOT) MOSFETs, where $V_{fb}=(\Phi_m-\Phi_s)-Q_{ox}/C_{ox}; \quad \Phi_s=X'+E_g/2e+\phi_B$.

	V _{fb}	X'	E _g	N_a	φ _B	Q _{ox}	C_{ox}	Φ_{mCV}
	(V)	(eV)	(eV)	(cm ⁻³)	(V)	(#/cm ²)	$(\mu F/cm^2)$	(V)
NiSi:Hf/SiO ₂ /Si	-0.58	4.05	1.12	1×10^{15}	0.30	1×10^{11}	1.56×10^{-6}	4.26
NiSi:Hf/LaAlO ₃ /Si	-0.47	4.05	1.12	1×10 ¹⁵	0.30	-2×10 ¹²	1.92×10 ⁻⁶	4.29
NiSi:Hf/LaAlO ₃ /GOI	-0.13	4.0	0.66	5×10 ¹⁶	0.20	-2×10^{12}	1.92×10 ⁻⁶	4.23