# New Strained SOI Fabricated By Laser Annealing Technology

Yasuyoshi Mishima, Hirosato Ochimizu and Atsushi Mimura Silicon Technology Lab., Fujitsu Laboratories Ltd. 10-1 Morinosato-Wakamiya, Atsugi 243-0197, Japan E-mail: yasu.mishima@jp.fujitsu.com, Tel: +81-46-250-8237, Fax: +81-46-248-3473

# **Introduction**

Strained SOI MOSFETs are attractive devices for small sized devices and low power CMOS because of the high electron and hole mobilities, the low parasitic capacitance and the steep swing. SIMOX technology<sup>1</sup>, Ge condensation technology<sup>2</sup> and a wafer bonding and etch back method<sup>3, 4</sup>) have all been proposed as strained SOI fabrication technologies. However, these technologies need high temperature annealing and more complex processes. Therefore, we wanted a more conventional strained-Si SOI structure process.

In this paper, we propose a new strained SOI fabrication process using a laser annealing technology. We confirmed that laser annealing can relax the strain of the SiGe on SOI. The strained Si on SiGe/SOI (SGSOI) can enhance the electron mobility of NMOSFETs at about 180% compared with unstrained Si on SiGe/SOI.

## **Experiment**

Figure 1 shows the fabrication process for the strained SOI structure. We used conventional SOI wafers with a 400 nm of buried oxide. The SOI layer was thinned by thermal oxidation and wet etching down to ~10 nm (I). First, the strained  $Si_{1-X}Ge_X$  (X = 0.2 - 0.25) layer with 40-50 nm thickness was grown on SOI substrate (GSOI) using UHV-CVD (II). Next, a XeCl excimer laser beam with  $\lambda$ =308 nm was irradiated on the SiGe surface at room temperature (III). The temperature of the SiGe/Si layers on insulator rose to over 1000 °C for several 10 ns because of the pulse-duration of about 40 ns<sup>5)</sup>. The pulse heating process using a ultra-violet beam is effective for raising the temperature of thin films on insulator. After that, a 20 nm thick strained Si layer was re-grown on the SiGe layer (SGSOI) using UHV-CVD (IV). Raman spectra, SIMS profiles and TEM photographs were investigated to confirm the strained-Si/relaxed SiGe/Si on insulator (SGSOI) structures. The field effect mobilities for NMOSFETs were also studied to confirm the effect of strained-Si by comparing with and without laser irradiation. The gate oxide of  $SiO_2$  (50 nm) was used.

# **Results and discussions**

## 1. Strained-Si /SiGe/Si on insulator structure

Figure 2 shows a comparison between Si-Si Raman spectra from 490 to 540 cm<sup>-1</sup> for GSOI (Si<sub>1-X</sub>Ge<sub>X</sub>:x = 0.2) with and without laser annealing at 280mJ/cm<sup>2</sup>. The Si-Si Raman peak of GSOI at 515 cm<sup>-1</sup> moves to 510 cm<sup>-1</sup> by laser annealing at 280mJ/cm<sup>2</sup>. In fig. 3, we show the Si-Si Raman peaks of Si<sub>1-X</sub>Ge<sub>X</sub>(x = 0.2, 0.25)/ Si on insulator (GSOI) against laser power density. Laser power densities were changed from 0 to 280mJ/cm<sup>2</sup>. Si-Si Raman peaks of GSOI gradually shifted to lower Raman shift side. This result shows that SiGe layer is relaxed by laser annealing. Figure 4 shows the Raman spectrum of SGSOI (x = 0.2) with laser annealing at 280mJ/cm<sup>2</sup>. The spectrum is divided into three oscillations for strained Si, relaxed Si<sub>0.8</sub>Ge<sub>0.2</sub> and Si substrate. The Si-Si peak position of the strained-Si on Si<sub>0.8</sub>Ge<sub>0.2</sub> at 280mJ/cm<sup>2</sup> was 516 cm<sup>-1</sup>. Figure 5 shows the Si-Si Raman peak of strained-Si of SGSOI against laser power density. Figure 5 is consistent with the result of fig. 3. Figure 6 shows the depth profiles of Ge for the SGSOI structures with and without laser annealing by SIMS. Both of the depth profiles of Ge in the interface between Si and SiGe layers are almost the same profile. Figure 7 shows TEM photographs of a cross sectional view of strained Si (20nm)/Si<sub>0.8</sub>Ge<sub>0.2</sub> (40nm)/Si (10nm) on insulator with laser irradiation at 280mJ/cm<sup>2</sup>. The Si and SiGe layers are fabricated uniformly. The insert shows TEM lattice images of the interface between the strained-Si and Si<sub>0.8</sub>Ge<sub>0.2</sub> layers. The strained-Si layer has a high crystalline quality.

### 2. Electric properties

Figures 8 (a) and (b) show the comparison between  $I_D-V_D$  characteristics for unstrained and strained SOI MOSFETs. (a) is for Si<sub>0.75</sub>Ge<sub>0.25</sub> and (b) is for Si<sub>0.8</sub>Ge<sub>0.2</sub>. The  $I_D$  in strained-Si NMOSFET has been enhanced compared to that in unstrained-Si NMOSFET. The magnitude of difference depends on the Ge contents and laser power densities. Figure 9 shows the laser power dependence of field effect mobilities. The mobility was deduced from  $g_{max}$  (transconductance). The mobility in strained-Si/ Si<sub>0.75</sub>Ge<sub>0.25</sub>/ SOI is approximately 180% larger than that of unstrained-Si/ Si<sub>0.75</sub>Ge<sub>0.25</sub>/ SOI. Figure 10 shows the relation of field effect mobilities and Si-Si Raman shift for strained-Si. This shows clearly that electron mobilities are enhanced by the strain in Si by laser annealing technology.

#### **Conclusion**

We have proposed a new fabrication technology for a strained SOI structure by laser annealing. We can control the relaxation of strained-Si<sub>1-x</sub>Ge<sub>x</sub> /SOI by changing the laser power density. Strained SOI using this technology improved electron mobilities in NMOSFETs to 180% compared with unstrained-Si SOI. This technology is a low thermal budget and simpler process.

#### **References**

- (1) T. Mizuno, et al., IEEE EDL. Vol. 21, p. 230 (2000)
- (2) T. Tezuka, et al., Jpn. J. Appl. Phys. 40, p. 2866 (2001)
- (3) Z. Y. Cheng, et al., IEEE. EDL. Vol. 22. p. 321 (2001)
- (4) K. Rim, et al., IEEE. IEDM Tech Dig. p.49 (2003)
- (5) F. Takeuchi, et al., AM-LCD 99 Digest, p. 169 (1999)

