

## E-2-3

## Breakdown Mechanisms and Lifetime Prediction for 90nm-node Low-power HfSiON/SiO<sub>2</sub> CMOSFETs

Masayuki Terai, Yuko Yabe, Hirohito Watanabe, Shinji Fujieda, Ayuka Morioka, Setsu Kotsuji, Toshiyuki Iwamoto, Motofumi Saitoh, Takashi Ogura, and Yukishige Saito

System Devices Research Laboratories, NEC Corp., 1120, Shimokuzawa, Sagamihara, Japan E-mail: m-terai@ej.jp.nec.com

### Abstract

The gate leakage current and the TDDb failure mechanisms of HfSiON/SiO<sub>2</sub> gate dielectrics were investigated. The mechanisms are different under conditions of low or high electric field, due to the band height difference between interfacial SiO<sub>2</sub> and HfSiON. It was revealed that low-gate-bias FET measurement is necessary for precise TDDb lifetime estimation. A system that can detect defect generation by using an emission microscope was developed, enabling low-bias TDDb measurement of large gate area transistor for precise lifetime estimation. Through this investigation, it was experimentally confirmed that 90-nm-node HfSiON/SiO<sub>2</sub> CMOSFETs have sufficient reliability for practical usage (TDDb lifetime: 10<sup>-4</sup> years at 85°C and 1.1 V).

### 1. Introduction

It is highly desirable to integrate high-k gate dielectric materials into CMOSFETs in order to reduce the device power usage [1-2]. Many investigation results such as mobility improvement [3-4], V<sub>T</sub> control [2], and reliability improvement [5-8] have been reported. In this work, we investigated the gate leakage current and the TDDb failure mechanism for a gate insulator consisting of high-quality HfSiON/SiO<sub>2</sub> (EOT = 1.6 nm) for 90-nm low-power CMOSFETs.

### 2. Experiment

A synopsis of the process flow for HfSiON CMOSFETs with dual poly-Si gate electrodes is shown in Table I. In this investigation, we also fabricated MISFETs with a SiO<sub>2</sub> gate insulator for the reference. The electrical characteristics of the HfSiON/SiO<sub>2</sub> CMOSFETs fabricated for this study are indicated in Table II. A high mobility (N/PFET: 96/98%) and a lower leakage current (by a factor of 1/1000) as compared to SiO<sub>2</sub> were obtained. The N/PBTI characteristics were less than 4% of the I<sub>on</sub> shift after 10 years of ±1.1 V stress at 85°C.

### 3. Results and Discussion

#### 3-1. Gate Leakage Current Mechanisms:

Figure 1 shows the NMOS and PMOS inversion gate leakage current (I<sub>G</sub>) with respect to the gate bias (V<sub>G</sub>) for SiO<sub>2</sub> and HfSiON/SiO<sub>2</sub> gate insulators (EOT: 1.6 nm). In the NMOS case, at low voltage (1.0 V), the HfSiON FET exhibited I<sub>G</sub> three orders lower than that of the SiO<sub>2</sub> FET. At higher voltage (3.0 V), the HfSiON I<sub>G</sub> was less than one order lower as compared to that for SiO<sub>2</sub>. On the other hand, the PMOS I<sub>G</sub> was four orders lower for HfSiON independent of the gate bias.

Figure 2 shows simulation results for the NMOS inversion leakage current and the corresponding band diagrams. The NMOS leakage current behavior shown in Fig. 1 is well explained by these results. At lower voltage, electrons passed through both SiO<sub>2</sub> and HfSiON. At higher voltage, electrons passed through the interfacial SiO<sub>2</sub> band gap, however electrons pass above the conduction band edge of HfSiON. This is the reason for the increase in the NMOS I<sub>G</sub> current at high voltage. Figure 3 shows (a) simulation results for the PMOS inversion leakage current and (b) actual carrier separation measurement results. Though the simulation results indicate that the main component of the PMOS gate leakage was holes, the measurements indicate a large electron current. It was considered that the electrons were generated by Fermi pinning at the gate electrode/HfSiON interface on the actual HfSiON FET. The large reduction in the PMOS inversion leakage independent of the gate bias magnitude, as seen in Fig. 1, can be explained that both electrons and holes passed through the HfSiON/SiO<sub>2</sub> layers.

#### 3-2. TDDb Failure Mechanisms:

Figure 4 shows a TDDb Arrhenius plot for both negative and positive bias stress in N/PFETs. For NMOS inversion and PMOS accumulation, plots for different electric fields are also shown.

We first discuss the NMOS inversion breakdown mechanism. The activation energy (E<sub>a</sub>: 0.45 eV) of Q<sub>BD</sub> under a high-bias condition, in which electrons from the substrate passed through only the SiO<sub>2</sub> layer, was the same as the E<sub>a</sub> of reference SiO<sub>2</sub> (0.45 eV). This indicates that the lifetime was limited by interfacial SiO<sub>2</sub> breakdown. Under a low-bias condition, in which electrons from

the substrate passed through the entire HfSiON/SiO<sub>2</sub> structure, E<sub>a</sub> increased to 0.88 eV. The magnitude of the E<sub>a</sub> increase due to electric field reduction was much greater than in the case of SiO<sub>2</sub> [9]. This indicates the change in lifetime limitation from interfacial SiO<sub>2</sub> to HfSiON. The large density of defect precursors with high activation energies in HfSiON caused it to break down.

Under the NMOS accumulation condition, in which electrons from the gate electrode passed through both the HfSiON and the SiO<sub>2</sub>, the E<sub>a</sub> (0.85 eV) for NMOS accumulation was very close to that for low-bias NMOS inversion. Figure 5 shows the NMOS Q<sub>BD</sub> under the accumulation condition for three different HfSiON/SiO<sub>2</sub> films (A: 2.0 nm/2.0 nm, B: 3.0 nm/2.0 nm, and C: 3.0 nm/1.0 nm). A similar Q<sub>BD</sub> value was observed with the same HfSiON thickness, independent of the base SiO<sub>2</sub> thickness. These results indicate that the HfSiON/SiO<sub>2</sub> lifetime was limited by HfSiON breakdown.

Under the PMOS inversion condition, in which electrons from the gate electrode passed through the entire HfSiON/SiO<sub>2</sub> structure, the E<sub>a</sub> (0.82 eV) was very close to that for NMOS accumulation (Fig. 4). This indicates that the lifetime was limited by HfSiON breakdown in this case as well.

Next, we discuss the PMOS accumulation breakdown mechanism. The E<sub>a</sub> (0.50 eV) under a high-bias condition, in which electrons passed through the SiO<sub>2</sub> layers, was similar to the NMOS E<sub>a</sub> under highly biased inversion. It is considered that the lifetime was limited by interfacial SiO<sub>2</sub> breakdown. On the other hand, the E<sub>a</sub> (0.87 eV) under a low-bias condition, in which electrons from the substrate passed through the HfSiON/SiO<sub>2</sub> layers, was high compared to that under the high-bias condition. This indicates that the lifetime was limited by HfSiON breakdown, just as in the case of low-bias NMOS inversion.

#### 3-3. TDDb Lifetime Prediction:

Because of the stress bias polarity dependence on breakdown mechanism, accumulation stress measurement with MOS capacitor is not suitable for actual device lifetime estimation. In addition, electric field dependence indicated that HfSiON/SiO<sub>2</sub> lifetime estimation should be measured at low electric field. To investigate the actual breakdown time under a condition of low electric field, acceleration measurement with large gate area of MISFETs was necessary. Figure 6 shows the leakage current status during normal TDDb measurements, which detect increases in the leakage current as a means of soft breakdown detection. The breakdown leakage current increase caused by soft breakdown became negligible with increasing gate area. To determine the lifetime of large-gate MISFETs, we constructed a TDDb measurement system using an emission microscope, which can obtain breakdown images, as illustrated in Fig. 7. This system has sufficient resolution even for the soft breakdown detection. Figure 8 shows a summary of lifetime measurement results for fabricated CMOSFETs with HfSiON/SiO<sub>2</sub> and SiO<sub>2</sub> gate insulator structures. The HfSiON PMOS case exhibited a lifetime three orders greater (10<sup>5</sup> years) than that for SiO<sub>2</sub> at 1.1 V and 85°C. The HfSiON NMOS lifetime prediction line had a change of slope at about 2.6 V. These data confirm that an NMOSFET would also have sufficient lifetime for typical operation (10<sup>4</sup> years).

### 4. Conclusion

We have demonstrated the gate leakage current and breakdown mechanisms for HfSiON/SiO<sub>2</sub> CMOSFETs. Experimental results obtained with a TDDb measurement system using an emission microscope showed that CMOSFETs with this gate insulator structure would have a TDDb lifetime of more than 10 years at 85°C and 1.1 V.

### References

- [1] C. B. Oh, et al., IEDM Tech. Digest, p. 423, 2002
- [2] T. Iwamoto, et al., IEDM Tech. Digest, p. 639, 2002
- [3] S. Saito, et al., Conf. on SSDM, p. 704, 2002
- [4] A. Morioka, et al., VLSI Symp. Tech. Digest, p. 165, 2003
- [5] Y. Harada, et al., VLSI Symp. Tech. Digest, p. 27, 2002
- [6] Y. H. Kim, et al., IEDM Tech. Digest, p. 629, 2002
- [7] M. Koyama, et al., IEDM Tech. Digest, p. 931, 2003
- [8] R. Degraeve, et al., IEDM Tech. Digest, p. 935, 2003
- [9] E. Wu, et al., IEEE, Trans. Dev. and Mat. Reliability, Vol. 1, p. 69, 2001

**Table I. CMOS process flow**

- (1)Base Oxide Formation
- (2)MOCVD-HfSiON Film Formation
- (3)Poly-Si Deposition
- (4)1050°C spike RTA

**Table II. CMOS characteristics**

|                                                                                                   |                                                              |
|---------------------------------------------------------------------------------------------------|--------------------------------------------------------------|
| EOT                                                                                               | 1.6nm                                                        |
| Mobility                                                                                          | NMOS:96%<br>PMOS:98%                                         |
| $I_G$                                                                                             | NMOS:5.8E-4A/cm <sup>2</sup><br>PMOS:1.8E-5A/cm <sup>2</sup> |
| <b>Reliability (BT Instability)</b><br>(@10years,85°C,±1.1V)<br>NMOS PBTI <10mV<br>PMOS NBTI <5mV |                                                              |




Fig.1  $I_G$ - $V_G$  characteristics for SiO<sub>2</sub> and HfSiON.




Fig.2 Simulation results for the NMOS inversion leakage current with the corresponding band diagrams.




Fig.3 (a) Simulation results for the PMOS inversion leakage current with the corresponding band diagrams, (b) charge separation measurement results for the PMOS leakage current




Fig.4 Arrhenius plots of the  $Q_{BD}$  (total charge through the insulator before breakdown) for both NMOS and PMOS FETs. The activation energies ( $E_a$ ) and breakdown mechanisms are also shown.




Fig.5 NMOS accumulation stress  $Q_{BD(50\%)}$  for three types of FETs with HfSiON/SiO<sub>2</sub> layers as follows: A: 2.0nm/2.0nm, B: 3.0nm/2.0nm, C: 3.0nm/1.0nm.

Fig.6 Area dependence of the NMOS TDDB characteristics. The breakdown level is also indicated.




Fig.7 Illustration of the TDDB measurement system using an emission microscope.




Fig.8 Lifetime prediction for HfSiON/SiO<sub>2</sub> and SiO<sub>2</sub>.