High-Speed Transmission Circuit for Micro Network on Si ULSI

Shinichiro Gomi, Kohichi Nakamura, Hiroyuki Ito, Hideyuki Sugita, Kenichi Okada, and Kazuya Masu

Precision and Intelligence Laboratory, Tokyo Institute of Technology
4259-R2-17 Nagatsuta, Midori-ku, Yokohama 226-8503, Japan
E-mail: s_gomi@lsi.pi.titech.ac.jp

1. Introduction

The International Technology Roadmap for Semiconductors has suggested that the delay of global interconnect on LSI is increasing in each technology node[1]. The area where the signal can be reached within one clock period is known to be only a few percents of a whole chip area. Thus, it is inevitable to break off the conventional synchronous design of the whole LSI chip. New design methods have been proposed to solve the issues relating to global interconnect delay: three-dimensional integration[2], network on chip (NoC)[3] and network in package (NiP). NoC and NiP require a special I/O drivers for long interconnects which behave as a transmission line.

This paper proposes a high-speed transmission line (TR) circuit, which can be employed for seamless interconnect in intra- and inter-chip communication shown in Fig. 1. The TR-line circuit consists of a differential transmission line, differential driver and receiver. If long interconnects are designed as a TR line, the delay of global interconnects is substantially reduced to be electromagnetic-wave speed. The TR-line interconnect on Si ULSI chip with a sufficient high crosstalk endurance has been proposed[4].

In this paper, we present measured eye-patterns of the proposed TR-line circuits that were designed and fabricated using 0.35μm and 0.18μm CMOS process technologies. The proposed TR-line interconnect with driver/receiver circuit has exhibited both high-speed signal transmission and low power consumption against the conventional RC interconnects.

2. Differential Transmission Line Structure

Figure 2 shows two-type on-chip differential transmission line (TR) structures for global interconnects; (a) co-planar and (b) diagonal pair line that has high crosstalk robustness[4]. In this paper, the co-planar type TR line of Fig. 2(a) is used for evaluation. The TR line structure is designed to have differential impedance $Z_{diff}$ of 100Ω using 2D EM simulator (Ansoft, 2D Extractor) as shown in Fig.2. Figure 3 shows the proposed TR-line circuit. Resistances $R_{in}$ and $R_{out}$ are determined to achieve impedance matching, which suppress far- and near-ends reflection. The impedance matching condition is

$$2R_{out} = Z_{diff} = R_{in}$$

We have designed and fabricated co-planar TR line and driver/receiver circuits using 0.35μm and 0.18μm CMOS technologies. Circuit parameters for 0.18μm process were as follows: (1) gate widths ($W_{G}$) of the driver nMOS differential pairs; 310μm, (2) $W_{G}$ of the driver current source nMOS; 300μm, (3) $W_{G}$ of the receiver nMOS and pMOS differential pairs; 20μm, (4) $W_{G}$ of the current source; 200μm, and (5) $V_{bias1}$=0.8V and $V_{bias2}$=0.65V.

3. Results and Discussion

The digital oscilloscope, pulse pattern generator (PPG), RF and DC probes were used for time-domain measurement as shown in Fig. 4. Figure 5 shows a micrograph of the DUT. A pseudo random bit sequence was inputted to the DUT from PPG. Output waveforms of DUT and eye-pattern were measured by the digital oscilloscope. DC power was supplied through the DC probes to the driver/receiver circuits and output buffer inverter.

Figure 6 shows the 4Gbps eye-pattern of differential receiver output with 3-mm long TR line and 0.35μm driver/receiver circuits. The cm-long TR line itself of Fig. 2 has been confirmed to be used for over 10Gbps transmission by the authors[4]. The data transmission rate is limited by the driver and receiver circuit performance. Figure 7(a) and 7(b) show eye-patterns of 0.35μm and 0.18μm CMOS receiver circuits, respectively. The 0.18μm receiver is at least twice as fast as 0.35μm receiver. These results mean that one can expect over 10Gbps signal transmission by using sub-100nm CMOS process.

The delay time ($\tau_{delay}$) and power consumption ($P$) of TR-line interconnect with driver/receiver circuit and the conventional RC lines with repeaters has been evaluated. The 0.18μm CMOS technology was assumed. For the differential driver/receiver circuit, input and output inverters are connected to provide rail-to-rail input and output voltages as shown in Fig. 3. Figures 8(a) and (b) show $\tau_{delay}$ and $P$ at 4 Gbps, respectively. $\tau_{delay}$ is defined by 50%-50% delay and $\tau_{delay}$ of differential TR-line circuit is faster than RC line for over 2.4mm-length interconnect. Furthermore, $P$ of the differential TR-line circuit is less than that of RC line at over 7mm-long interconnect. In 65nm technology node, the number of over 1cm long interconnect is larger than 10$^6$, so that the proposed TR-line circuits will have a large impact on the high-performance circuit design.

4. Conclusion

This paper proposes high-speed transmission (TR) line circuit for seamless interconnect for intra-chip and inter-chip. 4 Gbps pulse signal transmission has been confirmed in 0.35μm CMOS process technology. The proposed TR-line circuit has superior characteristics against the conventional RC global interconnect at GHz signal transmission.

Acknowledgements

This work is partially supported by Grant-in-Aid for a Scientific Research Projects from the Ministry of Education, Culture, Sports, Science and Technology, STARC, CMP-TIMA, and VDEC in collaboration with Cadence Design Systems, Inc.

References


Fig. 1 Concept of the NoC and NiP.

(a) Co-planar line  (b) Diagonal-pair line
Fig. 2 Differential transmission line structure.

Fig. 3 Driver and receiver circuits.

Fig. 4 Measurement system.

PPG Trigger Digital Oscilloscope
PRBS
RF Probe DUT RF Probe
DC Source DC Probe

Fig. 5 Micrograph of the DUT (0.18μm process).

800mV 0.5ns 4Gbps

Fig. 6 Eye pattern of differential receiver output of 0.35μm driver/receiver circuits with 3-mm long TR line.

1.5V 0.25ns 8Gbps

(b) Buffer inverter output of differential receiver. 0.18μm process.
Fig. 7 Eye patterns of receiver circuits.

Fig. 8 Delaytime and power consumption at 4Gbps. 0.18μm process is assumed.