

## NBTI Dependence on Dielectric Thickness in Ultra-scaled HfSiO Dielectric/ ALD-TiN Gate Stacks

Siddarth A. Krishnan, Manuel Quevedo<sup>1</sup>, Rusty Harris<sup>2</sup>, Paul D. Kirsch<sup>3</sup>, Rino Choi,  
Byoung Hun Lee<sup>3</sup>, Gennadi Bersuker, Jeff Peterson, Hong-Jyh Li<sup>4</sup>, Chadwin Young and Jack C. Lee<sup>5</sup>

SEMATECH, 2706 Montopolis Dr, Austin Texas – 78751, ph: 512-356-3637, Email: Siddarth.Krishnan@sematech.org

Assignees from: TI<sup>1</sup>, AMD<sup>2</sup>, IBM<sup>3</sup> and Infineon<sup>4</sup>

<sup>7</sup>Professor, Electrical Engg. The University of Texas at Austin, PRC-MRC 2nd Floor North

### Abstract:

NBTI of the HfSiO<sub>x</sub>/TiN gate stack is investigated as a function of the dielectric thickness. It is shown that as the thickness of the HfSiO<sub>x</sub> layer is reduced below 20Å, the NBTI mechanism approaches the mechanism that induces H-reaction diffusion. Conversely, for thicker HfSiO<sub>x</sub> dielectrics, a combination of H-reaction-diffusion and charge detrapping from the bulk HfSiO<sub>x</sub> contribute to NBTI.

### 1. Introduction

High-κ dielectrics, along with metal gate electrodes have been proposed to replace SiO<sub>2</sub> and poly-Si to continue gate stack scaling [1]. Although significant research has focused on high-κ dielectrics, such as hafnium oxide (HfO<sub>2</sub>) and hafnium silicate (HfSiO<sub>x</sub>), there is no general consensus on the reliability mechanisms of these materials under long-term electrical stress. Negative bias temperature instability (NBTI) has been empirically attributed to interface state generation resulting from hole injection in SiO<sub>2</sub>/p+ poly-Si pFET gate stacks [2]. Recent NBTI research on high-κ dielectrics has shown that a similar mechanism also applies to high-κ gate stacks [3,4]. However, high-κ dielectrics have been shown to have significant “neutral” and charged trap centers, which can reversibly trap electrons and holes [5-7]. In this paper, NBTI characteristics of HfSiO<sub>x</sub> (30% SiO<sub>2</sub>) with TiN gate electrode are investigated at various dielectric thicknesses to deconvolute the various mechanisms.

### 2. Sample Fabrication and Measurements

Figure 1 shows the CMOSFET processing flow used to fabricate the samples. On the HF-cleaned wafer, 10Å of interfacial oxide is grown, followed by atomic layer deposition (ALD) HfSiO<sub>x</sub> (30% SiO<sub>2</sub> – 18Å, 22Å, 26Å and 30Å) using Hf[N(CH<sub>3</sub>)C<sub>2</sub>H<sub>5</sub>]<sub>4</sub> (TEMAHf) and Si[N(CH<sub>3</sub>)C<sub>2</sub>H<sub>5</sub>]<sub>4</sub> (TEMASi) precursors with ozone oxidant (Post Deposition Anneal - 700C for 30s). The ALD TiN gate electrode is then deposited. The remaining transistor flow is standard and yielded wafers with excellent across-wafer-uniformity, EOT of 10-15 Å and electron mobility approaching universal channel mobility. Fig. 2 shows that Jg-EOT and μ-EOT are among the best reported for EOT ~10 Å. Fourier Transform Infrared Spectroscopy of the films shows an increase in the O-Si-O bond for thinner HfSiO<sub>x</sub> and a shift to the left (Fig. 3), indicating improvement in the quality of the SiO<sub>2</sub> interface. The NBTI tests are performed on 10×1 μm pMOS devices, with source, drain, and substrate grounded during the stress. The samples are stressed using a constant voltage for 1000s. The transconductance (gm) and threshold voltage (V<sub>TH</sub>) are extracted using Id-Vg sweeps performed during periodic interruptions of the stress. Measurements are performed at various stress voltages and 3 different temperatures - Room Temperature (RT), 75°C and 125°C.

### 3. Results and Discussion

The threshold voltage shift in SiO<sub>2</sub> is believed to be due to the “hydrogen reaction-diffusion” (H<sup>o</sup> R-D) model. It has been shown mathematically that the threshold voltage shift follows a power law relationship with time with exponent n~0.25 [2]. The

power law exponents are extracted from the slope of the log(ΔV<sub>TH</sub>) vs log(time) plot. Fig. 4 and 5 show Δ(V<sub>TH</sub>) vs time for the thin HfSiO<sub>x</sub> (18Å), with various stress voltages and different temperatures. The power law exponent obtained for the thin HfSiO<sub>x</sub> is ~ 0.22-0.23. For the thick silicate however, the extracted power law exponent is ~0.14-0.16 (fig. 6 and fig. 7), indicating an additional component in the V<sub>TH</sub> instability. Along with the threshold voltage shift we observe a downward shift in the peak transconductance (Fig. 8 - 18Å HfSiO<sub>x</sub>), indicating creation of interface traps. The said results can be explained assuming that two mechanisms occur concurrently when high-κ gate stacks are stressed with negative bias: (a) Si-H bonds are broken by hole injection, as in the case of SiO<sub>2</sub> [3] and (b) existing negative charges in the high-κ layer are detrapped [5]. Both (a) and (b) processes result in negative threshold voltage shift. The contribution of (b) is minimal in SiO<sub>2</sub> and the exponent “n” obtained is entirely due to interface state generation. In high-κ dielectrics, however, a combination of these mechanisms is in effect. The dependence of “n” on the thickness of the dielectric (Fig. 9) shows that, as the thickness of the HfSiO<sub>x</sub> layer is reduced, the “n” increases towards 0.25 (SiO<sub>2</sub>). This phenomenon implies that as the thickness decreases, H<sup>o</sup> R-D dominates over the charge detrapping mechanism. As the HfSiO<sub>x</sub> layer is made thicker, charge detrapping becomes the dominant mechanism. The value of “n” is smaller for the thick dielectric because a large portion of the charge detrapping is transient and occurs within ~ 100μs of stress and subsequent V<sub>TH</sub> shift is slower, leading to a smaller value of “n”. Fig. 10 shows gm,max degradation at 10sec stress plotted as a function of stress field for RT, 75°C and 125°C. The increase in the slope of the curve is much more severe for the thin HfSiO<sub>x</sub> (18Å) than for the thick HfSiO<sub>x</sub> (30Å). A concurrent increase in Δ(V<sub>TH</sub>) is also observed to be more severe in the thin HfSiO<sub>x</sub> (18Å) (Fig. 10). This theory is consistent with recent research by Houssa et al [9], who reported that the power law exponent “n” decreases with increase in “HF” content in the film. The worse degradation of gm,max in thin HfSiO<sub>x</sub> (18Å), as compared to the thick HfSiO<sub>x</sub> (30Å) can be attributed to poorer quality interface in the thin HfSiO<sub>x</sub>, as explained before.

### 3. Conclusions

NBTI is investigated for highly scaled HfSiO<sub>x</sub>. From the dependence of power law exponent on dielectric thickness, it is concluded that the H-reaction diffusion model is the dominant mechanism for thin HfSiO<sub>x</sub> (18Å). Conversely, for thick HfSiO<sub>x</sub> (30Å), a combination of the H-reaction diffusion and charge detrapping from existing trap centers in the bulk contribute to NBTI.

#### References:

- [1] International Technology Roadmap for Semiconductors (ITRS), 2004
- [2] M.A Alam, IEDM Tech. Digest, Dec 2003, Pg. 14.4.1.
- [3] Houssa et al., VLSI Tech. Symp. Digest, June 2004, Pg. 212.
- [4] S.Zafar, VSLI, 2004.
- [5] Harris et al., IRPS Proceedings, 2005, p. 80.
- [6] B.H.Lee, TDMR, 2005.
- [7] M.F.Li, JJAP, 2004.
- [8] Yugami et al, Internation Workshop on Gate Insulator, Nov. 2003, Pg. 140.
- [9] Houssa et al, APL Vol 86, April 2005.

HF cleaning  
 SiO<sub>2</sub> Interface (10Å)  
 ALD 30% HfSiO<sub>x</sub> (18Å, 22Å, 26Å and 30Å)  
 PDA (700°C, 30sec)  
 TiN / Polysilicon 1500 Å deposition  
 Gate pre-doping  
 N LDD/halo  
 Nitride spacer  
 N SD (Source and Drain)  
 SD RTA (1000°C, 5sec)  
 Metallization  
 Forming Gas anneal (480°C, 30min)

Figure 1: CMOS Transistor flow




Figure 2: Jg vs EOT – EOT ~10.7Å w/ Jg ~1.6A/cm+2 and μ @ 1MV/cm ~87% Universal electron mobility




Figure 3: FTIR – shows increase in peak and shift to the left, indicating increase in O-Si-O bonds




Figure 4: ΔV<sub>TH</sub> as a function of time – 18Å HfSiO – Slope ~ 0.22-0.23 for different stress voltages




Figure 5: ΔV<sub>TH</sub> as a function of time – 18Å HfSiO – RT, 75C and 125C show slope ~0.22-0.23




Figure 6: ΔV<sub>TH</sub> as a function of time – 30Å HfSiO for different stress voltages show slope ~0.14-0.16




Figure 7: ΔV<sub>TH</sub> as a function of time – 30Å HfSiO – RT, 75C and 125C show slope ~0.14-0.16




Figure 8: Id-Vg and gm-Vg – Show concurrent shift in both Vt and gm




Figure 9: Power law exponent “n” increases as thickness of dielectric decreases




Figure 11: ΔV<sub>TH</sub> as a function of Field– Temperature dependence of slope is more severe for thin HfSiO<sub>x</sub>






Figure 10: G<sub>m, max</sub> degradation at 10 sec of stress – Temperature dependence of slope is more severe for thin oxide (dashed) than for thick oxide (solid)