Stress voltage polarity dependent threshold voltage shift behavior of ultrathin C-10-3 Hafnium oxide gated pMOSFET with TiN electrode

Hokyung Park^{1,4}, Rino Choi², Byoung Hun Lee³, Chadwin D. Young², Man Chang¹, Jack C. Lee⁴ and Hyunsang Hwang¹

¹Department of Materials Science and Engineering, Gwangju Institute of Science and Technology, #1,

Oryong-dong, Buk-gu, Gwangju 500-712, KOREA

²SEMATECH, Austin, Texas, U. S. A., ³IBM Assignee

⁴Advanced Materials Research Center, The University of Texas at Austin, Texas, U. S. A

Phone: +82-62-970-2314, Fax: +82-62-970-2304, e-mail: hwanghs@gist.ac.kr

Introduction:

appears to be unique to HfO₂.

Due to high direct tunneling current and reliability limitations of ultrathin SiO₂, high-k gate dielectrics will be used in sub-1nm technology [1]. HfO₂ and Hafnium based oxide materials are the most promising gate dielectric material for aggressively scaled device. However, studies on breakdown mechanism [2,3] and polarity dependence reliability [4,5] are still limited. In this presentation, we report on stress polarity dependent threshold voltage shift behavior of HfO₂ pMOSFETs with TiN electrode.

Experiment:

After standard cleaning, HfO_2 (3nm) and HfSiO (3nm) layers are deposited. 10nm ALD TiN layer and 100nm amorphous silicon layer were deposited as a stack electrode. After the thin nitride deposition, 90nm nitride spacer is formed and source/drain is implanted with As and B and activated using 1000°C, 10sec RTA in N₂ ambient. Finally, conventional forming gas annealing was performed at 480°C for 30 minutes. To minimize an edge effect, threshold voltage shift measurement was performed with large area transistors (20µmx20µm). For charge pumping measurement, small area transistors (1µmx10µm) were used due to a leakage current limitation.

Results and discussion:

Figure 1 shows Id-Vg characteristics under negative (inversion-gate injection) and positive (accumulationsubstrate injection) stress with varying the stress time. Both positive and negative stresses showed the negative threshold voltage (Vth) shift. For negative stress, Vth shifts are parallel shifted more negatively, indicating positive charge accumulation in oxide with minimal subthreshold swing (S.S.) degradation. For positive stress, threshold voltages are also shifted negative side with severe S.S. degradation. Xu et al. reported similar behaviors in MOS capacitors with TiN/HfO₂ stack [6]. To investigate why there is no polarity dependence, transconductance (g_m) degradation during the stress is investigated (figure 2). Negative stress case showed worse g_m degradation than positive stress case and saturation of g_m degradation was slower. The distinctly different g_m degradation behaviors suggest that there might be different degradation mechanisms in different polarity stress. Figure 3 summarizes field dependent V_{th} shifts of pMOSFET 30Å HfO₂ under positive and negative constant voltage stress. Regardless stress voltage and polarity, V_{th} shifts were negative.

To find if this phenomenon is unique to HfO_2 , V_{th} shift behavior of 30Å HfSiO (20% Si) pMOSFET under positive voltage stress was compared with 30Å HfO_2 pMOSFET (figure 4). Unlike HfO_2 , HfSiO showed positive V_{th} shift under positive stress, indicating negative charge accumulation. Thus, stress polarity independent V_{th} shift To investigate this phenomenon in detail, the injection current, gate (I_g), substrate (I_{sub}) and source/drain (I_{S/D}) current were monitored during positive stress bias (figure 5). In HfO₂ 30Å device, gate current during positive stress solely consists of electron injection from substrate, indicating that electrons injection into HfO₂ actually causes negative V_{th} shift (positively charged defects) while same electron injection in HfSiO generates a positive V_{th} shift.

It is not clear how electron generates positively charged defect status in HfO₂ layer. Thus, interface states (N_{it}) change during the stress is measured with a fixed amplitude charge pumping method at 10KHz and 1MHz to probe both interface and near interface bulk defects [7]. For negative stress, significant initial N_{it} degradation was observed in both frequencies and the recovery during relaxation cycle $(0V, 10^{3}Sec)$ was relatively small (figure 6). For positive stress, N_{it} degradation at 1MHz was smaller than negative stress and the recovery of N_{it} was faster during relaxation in both frequencies. Id-Vg characteristics change under a positive stress is shown in figure 7. After a relaxation cycle, swing is recovered to the initial value while V_{th} shift is not recovered. This result can be explained with two defect states generated by a positive stress: 1) positively charged states in bulk HfO_2 causing more persistent V_{th} shift, 2) negatively charged states at interfacial layer with short lifetime, possibly electron charging. These two mechanisms compete as a function of electric field as shown in figure 8. When a relaxation cycle after a negative bias was performed at low positive bias, the recovery was limited and saturated soon. On the other hand, at high positive bias, V_{th} was recovered close to the initial value immediately and then, positive charges were slowly built up. It means that the positive charges accumulated under negative bias can be detrapped easily by a positive bias. However, positive charges generated under high field positive bias (substrate injection case) are difficult to de-trap. Unique polarity dependence of HfO₂ appears to be due to two different defect mechanisms both generating positively charged states, but the physical origin of them are different.

Conclusion:

Stress polarity independent V_{th} shift of HfO₂ pMOSFET has been investigated. Positively charged defect states are generated during both gate injection and substrate injection stress. However, N_{it} generation and relaxation behaviors are quite different depending on a stress polarity and a magnitude of stress field. Silicon incorporation into HfO₂ effectively reduced electron related positive charge generation. Physical origins of these defect states need further investigation.



Fig. 1 Drain current versus gate voltage (Id- Vg) characteristics of 30Å HfO2 pMOSFET (a) During negative stress (-3V) and (b) positive stress (+3V)



200 - charge 30Å HfSiO generation 100 :O 0 ملاً 100 ملاً charge 30Å HfO generation -200 After 10³ stress П -300 L/W=20µm/20µm -400 +1V +2V +3V V_stress [V]



Fig. 2 Transconductance degradation rate for negative and positive stress



Fig. 3 Summarized threshold voltage shift of HfO2 pMOSFET during positive and negative stress



Fig. 6 Number of interface trap density during stress and relaxation

References

- [1] Lo et al, *IEEE EDL*, 1997..
- [2] Loh et al, IEDM Tech Dig, 2003.
- [3] Mizubayashi et al, Proc. IRPS, 2004.
- [4] Degreave et al, Proc. IRPS, 2003.
- [5] Torii et al, Symp. VLSI Tech., 2004.
- [6] Xu et al, Jour. Appl. Phys., 2002.
- [7] Bu et al, IEEE SISC, 2004.

Fig. 4 Summarized threshold voltage shift of HfO2 and HfSiO pMOSFET during +3V Stress

Fig. 5 Gate and substrate current during positive stress

+ Charge



Fig.7 Id-Vg characteristics and subthreshold Swing degradation after stress and relaxation



Fig. 8 Relaxation voltage dependent threshold voltage shift

Acknowledgement

This work supported by Brain Korea 21 program and an AMRC Project publication made possible, in part, by funding provided by SEMATECH.