SPICE model of Pentacene Thin Film Transistor

Hyun Jung, Yong-Xian Xu and Chung Kun Song

Department of Electronics and Computer Engineering, Dong-A University, Saha-gu, Busan 604-714 Korea Phone: 82-51-200-7711 E-mail: cksong@dau.ac.kr

1. Introduction

In recent year, organic Thin Film Transistors have gained considerable interest due to their potential application in large area, low cost integrated circuit. Such applications include driving devices for active matrix flat panel displays, radio frequency identification tags, low-cost smart cards, etc. [1, 2] The efficient design of integrated circuit based on OTFT require SPICE model.[3]

In this paper developed a SPICE model of Pentacene Thin Film Transistor using HP a-TFT model of Hspice level 40. OTFT was made of Pentacene as semiconductor and cross-linked PVP as gate Insulator on glass substrate. The model was verified by the measured I-V characteristics of the fabricated Pentacene TFTs.

2. General Instructions

Fig.1 shows the structure of OTFT fabricated finally inverted staggered structure. PVP as organic gate insulator was spread through spin coating and baking after we patterned ITO on the glass. Then we evaporated the Pentacene using OMBD and deposited gold (Au) as top electrode.



Fig. 1 OTFT Structure

Cross-linked PVP was mixed with **PVP** (poly-4-vinylphenol), PGMEA (propylene glycol monomethyl ether acetate) and poly (melamine-co-formalde hyde). Cross-linked PVP was spread through spin-coating by 30sec 3000rpm and baking 10min in 100°C and 5min in 200 °C. Pentacene was deposited in 80 °C of substrate temperature and 190 $^{\circ}$ C of source temperature. Then we evaporated gold as top electrode. In case of OTFT, mobility and threshold voltage are respectively 0.288cm²/V·sec and -4V. Sub-threshold slope and on/ off ratio are 1.92 V/dec and 1.79×10^{4} .[4, 5]

We matched OTFT real data and simulation data using HP a-TFT model of Hspice level 40. Figure 2 shows the topology of the Level 40 model. First of all, we inputted parameters what was extracted from experience data. Mobility is $0.288 \text{cm}^2/\text{V-s}$. Threshold voltage is -4V. And dielectric constant and thickness of insulator are respectively 3.6 and 3000Å. Channel length and width are 100 μ m and 2000 μ m.



Fig 2. Level 40 Hp a-si TFT Topology

Table 1 is parameters of level 40 model. We simulated OTFT using these parameters.

Name	Comments	Values
UO	Mobility [cm ² /V-s]	0.288
Ueff	Effective Mobility [cm ² /V-s]	Calculated
ETA	Static feedback on threshold voltage $[V^{-1}]$	0
THETA	Mobility modulation [V ⁻¹]	-0.007
GO	Conductance of TFT leakage current [ohm ⁻¹]	1.0×10 ⁻¹¹
DEFF	Drain voltage effect for TFT leakage current	5
NFS	Fast surface state density [cm ²]	1.5×10 ¹⁹
Cfm	Dielectric capacitance per unit area [F/cm ²]	1.06×10 ⁻⁸
CGSO	TFT gate-to-source overlap capaci- tance [F]	87.3 p
CGDO	TFT gate-to-drain overlap capaci- tance [F]	87.3 p

Table 1. Hspice model parameters

In above threshold voltage region, we used THETA parameter of eq. (1). Sub-threshold current and leakage current were fitted using NFS, GO, DEFF of eq. (2) ~ eq. (7). Finally we inputted parameters of ac characteristic. CGDO and CGSO were calculated from eq (9), eq (10).

Hspice calculates other parameters.

$$ueff = f(uo, \eta, vgs, THETA)$$
 (1)

Eq. (2) is drain-source current in weak inversion region. Vt is thermal voltage.

$$Ids = idrain + f(GO, vgs, DEFF, vds)$$
(2)

$$idrain = id \cdot \exp\left(\frac{(vgs - von)}{(vt \cdot xn)}\right)$$
(3)

$$von = f(vth, (vt \cdot xn)) \tag{4}$$

$$xn = 1 + \left(\frac{(q \cdot NFS \cdot 10^{4} \cdot W \cdot L)}{Cfm}\right)$$
(5)
$$Cfm = \frac{(\varepsilon 0 \cdot E1)}{T1}$$
(6)

Eq. (7) is leakage current equation.

$$Ids = f(GO, vgs, DEFF, vds)$$
(7)

Eq.(8) is capacitance equation of TFT. Fig. 3 is overlap capacitance of inverted staggered OTFT. And eq. (9)~(10) are overlap capacitance equation of OTFT

$$Cgd = Cgdi + CGDO$$

$$Cgs = Cgsi + CGSO \qquad (8)$$

$$\stackrel{\frown}{=} C_{PEN} \quad CGDO = \frac{C_{PEN} \times C_{PVP}}{C_{PEN} + C_{PVP}} \qquad (9)$$

$$\stackrel{\frown}{=} C_{PVP} \quad CGSO = \frac{C_{PEN} \times C_{PVP}}{C_{PEN} + C_{PVP}} \qquad (10)$$
Fig. 3

Finally we can confirm that simulation results was matched with experiment data except for increasing leakage current in cutoff region. Fig. 4 and Fig. 5 are transfer curve and output curve of simulation data and experiment data.



Fig. 4 OTFT Transfer Curve

We can see that simulation data is not equal to real data in sub-threshold region. The bigger sub-threshold current is, the more difficult match between simulation data and experiment data is. Because simulation equations in above threshold and sub-threshold region are different.



Fig.5 shows that simulation data was saturated in $V_{DS} \ge V_{GS} - V_{TH}$ region but real data is increasing in same region.

3. Conclusions

We developed a SPICE model of Pentacene Thin Film Transistor using HP a-TFT model of Hspice level 40. The SPICE model of Pentacene TFT was made of parameters such as mobility modulation, fast surface state density, conductance of TFT leakage current and drain voltage effect for leakage current. The model was verified by the measured I-V characteristics of Pentacene TFT. We expect the spice model to be applied to AM-FPD, RFID, smart cards.

Acknowledgements

This work was supported from information Display R&D center, one of the 21st century Frontier R&D Program funded by the Ministry of Commerce, Industry and Energy.

References

- [1] A. N. Krasnov, Appl. Phys. Lett., vol.80, pp.3853-3855, MAY 2002.
- [2] A Sugimoto, H Ochi, S Fujimura, IEEE J. Select. Topics Quantum Electron., vol.10, pp.107-114, JAN.-FEB. 2004.
- [3] Luigi Colalongo, Fabio Romano, Zsolt Miklos Kovacs Vajna, pp417-420 IEEE 2004
- [4] Hyun Sook Byun, Yong-Xian Xu and Chung Kun Song, SSDM, Tokyo, 2004, pp870-871
- [5] H. Klauk, M. Halik, U. Zschieschang, G. Schmid, W. Radlik, W. Weber, J. Appl. Phys. 2002, 92, 5259