

AC Power Loss and Signal Coupling in VLSI backend Interconnects

C. C. Chen¹, C. C. Liao¹, H. L. Kao¹, Albert Chin¹, Sean P. McAlister² and C. C. Chi³

¹Dept. of Electronics Eng., Nat'l Chiao Tung Univ., Nano Sci. Tech. Center, Univ. System of Taiwan, Hsinchu, Taiwan, ROC

² National Research Council of Canada, Ottawa, Canada

³ Dept. of Physics, National Tsing Hua Univ., Hsinchu, Taiwan, ROC

Tel: (+886)-3-5731841; Fax: (+886)-3-5724361; E-mail: achin@cc.nctu.edu.tw

1. Introduction

The primary limitation of highly-scaled sub-100 nm VLSI IC is the large DC and AC power consumption in high density ICs. The DC power consumption can be reduced by 3-4 orders of magnitude by using high- κ gate dielectric MOSFETs, but the dynamic AC power dissipation ($\propto CV^2f$) is more difficult to reduce due. The AC power consumption from the backend interconnect capacitance is more severe than from the MOSFETs. The latter can be reduced by using SOI substrates. These issues have been discussed in plenary talks in IEDM 2004 [1]-[2]. They are important because the trend is to increasing frequencies (f) and interconnect densities (thus larger capacitance, C) in modern ICs such as microprocessors. Recently we reported three-dimension (3D) integration technology to address this AC power consumption issue [3], by using low-temperature-processed metal-gate/high- κ /Ge-on-Insulator (GOI) CMOS [4] above the multi-layer interconnects on standard 0.18 μm CMOSFETs. Here we report a study of the AC power consumption and coupling using the 3D structure. This 3D structure, with its shorter interconnect distances, can reduce the AC power loss. So too can High-Resistivity Si (HRS) substrates, although using an HRS substrate increases the coupling loss. The best choice to reduce both AC power and coupling losses is to combine 3D integration with HRS, which gives > 1-2 orders of magnitude improvement, up to 20 GHz.

2. Experimental Procedure

We used two parallel metal lines, represented in Fig. 1, to mimic the parasitic capacitance effects in the complicated interconnects which limit the circuit speed. The AC power ($1-|S_{21}|^2-|S_{11}|^2$) loss and coupling loss (S_{21}) of the local or global interconnects were obtained by measuring the S-parameters of two parallel lines, with co-planar waveguide (CPW) or microstrip transmission line structure. These were made using a foundry Si technology's M1 or M6 layer, with metal thicknesses of 0.7 or 6 μm , respectively. Because of the distributed nature of the interconnects, the use of an Electro-Magnetic (EM) method for the AC power loss is more efficient and accurate than conventional modeling of the intricate equivalent circuit. Here we also used an HRS substrate ($1.5 \times 10^4 \Omega\text{-cm}$) to reduce the AC power loss.

3. Results and Discussion

Fig. 2 shows the power loss of 1-mm long, 2

μm -spaced parallel CPW lines using M6. The 3D integration [3] is equivalent to folding the 2D IC to reduce the interconnect length by $\sim 1/2$ or $1/4$ (folding twice). The power loss increases monotonically with increasing frequency, following a $\sim CV^2f$ relation, and decreases with decreasing interconnect length. The decreased interconnect distance also reduces the signal coupling, as shown in Fig. 3. Fig. 4 shows the power loss of two parallel lines having a microstrip line structure. This has a vertical EM field rather than it being horizontal as for a CPW line (Fig. 3). Because the line-spacing is small compared with the substrate thickness (300 μm), the horizontal power loss is more important than the vertical one. Hence we focused only on the CPW case. Fig. 5 depicts the power loss of local parallel lines, using M1, where the loss is more severe than for the loss of global lines, shown in Fig. 3 using M6. This is due to the smaller separation from the low resistivity Si substrate, where more AC power is lost through the substrate loss network. This is confirmed by the reduced power loss when using an HRS substrate. Fig. 6 shows the coupling of parallel lines using M1. Using the HRS substrate increases the unwanted coupling. This can be understood from the equivalent circuit model (insert in Fig. 5), where the reduced loss in the substrate RC network increases the forward transmission. Figs. 7 and 8 show the coupling and power loss of local interconnect lines using M1, with different gap widths and line lengths. The HRS gives the worst coupling loss and, furthermore, decreasing the line spacing makes it worse. The most effective way to reduce the coupling loss is to shorten the interconnecting lines e.g. by 3D integration. On the other hand the best way to reduce the power loss is to use an HRS substrate, although the shorter lines given by 3D integration help. Hence the best solution is to combine 3D integration with HRS technology, to give 1-2 orders of magnitude lower power and coupling loss (see Figs. 7-8).

4. Conclusions

More than 10X reduction of both AC power and coupling loss in ICs can be realized by 3D technology.

References

- [1] H. Iwai, *Symp. IEDM Tech. Dig.* (2004) 11.
- [2] M. Brillouët, *IEDM Tech. Dig.* (2004) 17.
- [3] C. H. Huang *et al.*, *Symp. on VLSI Tech. Dig.* (2003) 119.
- [4] D. S. Yu *et al.*, *IEDM Tech. Dig.* (2004) 181.
- [5] K. T. Chan *et al.*, *MTT-S Int'l Microwave Symp* (2003), 963.
- [6] A. Chin *et al.*, *IEDM Tech. Dig.* (2003) 375.




Fig. 1. Schematic diagram of VLSI backend interconnects with parallel lines. 3D integration with GOI MOSFETs can reduce the power and coupling loss.




Fig. 3. Coupling loss of 1-mm long $2\mu\text{m}$ -spaced parallel lines. The loss decreasing with line length.




Fig. 5. Power loss of 1-mm long $2\mu\text{m}$ -spaced parallel lines. Reducing the line length or using an HRS substrate reduces the power loss. Metal: M1




Fig. 7. Coupling loss of two parallel interconnect lines, with different lengths, widths substrates.




Fig. 2. Power loss of 1-mm long $2\mu\text{m}$ -spaced parallel lines. 3D integration can reduce the line length by $\frac{1}{2}$ (1 GOI) or $\frac{1}{4}$ (2 GOI layers) and reduce the power loss.




Fig. 4. Power loss of 1-mm long $2\mu\text{m}$ -spaced parallel lines. Metal: M6. Vertical field in microstrip structure is different from the horizontal field in the CPW case.




Fig. 6. Coupling loss of 1-mm long $2\mu\text{m}$ -spaced parallel lines. HRS substrate increases the unwanted coupling but reduces the power loss. Metal: M1




Fig. 8. Power loss of two parallel interconnect lines, with different lengths, widths and substrates.