

# Non-volatile Al<sub>2</sub>O<sub>3</sub> memory using an Al-rich structure as a charge storage layer

Shunji Nakata, Kunio Saito\* and Masaru Shimada

NTT Microsystem Integration Laboratories, NTT Corporation,  
3-1 Morinosato Wakamiya, Atsugi, Kanagawa 243-0198, Japan  
Phone: +81-46-240-2858 E-mail: nakata@aecl.ntt.co.jp

## 1. Introduction

The new SONOS (silicon-oxide-nitride-oxide-silicon) trap memory devices [1-3] have recently been attracting increasing attention because of their potential for low-voltage-writing operation and for extremely large-scale integration due to their thin tunnel insulator. However, several problems remain, one of which is that the number of trap sites is not sufficient in memory cells whose length is shorter than 45 nm. This results in a small change of the threshold voltage between writing and erasing operation, which leads to inadequate data retention. To resolve this problem, we propose a novel non-volatile Al<sub>2</sub>O<sub>3</sub> memory using an Al-rich structure as a charge storage layer. This achieves low-voltage writing operation, such as 7 V, due to the Al-rich structure. Also, this memory is easy to fabricate because we only need to prepare Al atoms. In this article, the fabrication and characteristics of our new memory device are described.

## 2. Device fabrication

The cross section of the structure of the device is shown schematically in Fig. 1. We used (100) p-type Si ( $\rho = 2 \Omega\text{cm}$ ) wafers. As a tunnel barrier insulator, 4.5 nm of Al<sub>2</sub>O<sub>3</sub> was deposited using electron cyclotron resonance (ECR) sputtering. Next, 4.5 nm of Al-rich Al<sub>2</sub>O<sub>3</sub> was deposited as a charge storage layer. For fabrication of the Al-rich structure, the O<sub>2</sub> gas flow rate was decreased from the normal value, which is discussed in the next section. Next, 15 nm of Al<sub>2</sub>O<sub>3</sub> was deposited as a blocking barrier insulator. After deposition, the sample was annealed in about  $3 \times 10^{-7}$  Torr at 550 °C to obtain good insulator characteristics.

## 3. Results and discussion

Fig. 2 shows the O<sub>2</sub> flow rate for fabricating stoichiometric Al<sub>2</sub>O<sub>3</sub> and Al-rich Al<sub>2</sub>O<sub>3</sub> by ECR sputtering [4]. When the O<sub>2</sub> flow rate is smaller than 4 sccm, the refractive index measured using 623.8-nm light is much larger (1.7 - 2.4) than the stoichiometric Al<sub>2</sub>O<sub>3</sub> value. To deposit Al-rich Al<sub>2</sub>O<sub>3</sub>, we used a 2.5-sccm O<sub>2</sub> flow rate in this experiment. Fig. 3 shows the etching time of 50-nm-thick Al<sub>2</sub>O<sub>3</sub> in the case of a 0.25% HF etchant as a function of O<sub>2</sub> flow rate. It is clear from Fig. 3 that Al-rich Al<sub>2</sub>O<sub>3</sub> fabricated with the reduced O<sub>2</sub> flow rate has the characteristic somewhere between Al and Al<sub>2</sub>O<sub>3</sub>.

We measured the high-frequency capacitance-voltage (C-V) characteristics of an Al-rich Al<sub>2</sub>O<sub>3</sub> sample with a length of 200  $\mu\text{m}$  at 1 MHz. As shown in Fig. 4, clear hysteresis is observed with a 3.2-V hysteresis voltage window ( $\Delta V$ ) when the applied voltage is 7 V. From this  $\Delta V$ , the electron trap density is estimated to be

$1.0 \times 10^{19} \text{ cm}^{-3}$ , which is 1.5 times larger than that of SONOS [5]. The experimental insulator capacitance value is about 120 pF. Theoretically, insulator capacitance  $C$  is written as  $C = \epsilon \cdot S / d$ , where  $S$  is the cell area and  $d$  is the insulator thickness. Here,  $S$  is  $(200 \mu\text{m})^2$  and  $d$  is 24 nm. Then,  $C$  is estimated to be 130 pF. This value is very close to the experimental one.

Next, we investigated the memory cell size dependence of C-V hysteresis. In Fig. 4, we define the states of large and small capacitance when the gate voltage is 0 V as states H and L, respectively. We fabricated several memory cells with lengths of 200, 150, 100, 50, or 20  $\mu\text{m}$ . States H and L as a function of memory cell area are shown in Fig. 5. They change in proportion to  $S$ , which means this device is well explained by MIS theory in both writing and erasing operation.

Figs. 6 and 7 show C-V characteristic of the device using stoichiometric Al<sub>2</sub>O<sub>3</sub> (5.5-sccm O<sub>2</sub> flow rate) and Al-rich Al<sub>2</sub>O<sub>3</sub> (2.5-sccm one) as a charge storage layer when 5 V is applied. The  $\Delta V$  is almost zero in the stoichiometric Al<sub>2</sub>O<sub>3</sub>, while it is 1.6 V in Al-rich Al<sub>2</sub>O<sub>3</sub>. Fig. 8 shows the change of  $\Delta V$  as a function of the applied voltage. It is clear that the Al-rich Al<sub>2</sub>O<sub>3</sub> film shows large hysteresis compared with the stoichiometric Al<sub>2</sub>O<sub>3</sub> one.

Finally, the data retention is investigated. In Fig. 9, the horizontal axis is time and the vertical one is the capacitance values of states H and L of a 50- $\mu\text{m}$ -length memory cell when the applied voltage is 7 V. The capacitance values showed almost no change after 2 hours, which strongly indicates that this memory will stay non-volatile for several years or more. This good retention is explained by the fact that the barrier height of Al<sub>2</sub>O<sub>3</sub> is large compared with that of Si<sub>3</sub>N<sub>4</sub>. This means Al<sub>2</sub>O<sub>3</sub> film is more suitable for the use in high-temperature conditions than Si<sub>3</sub>N<sub>4</sub> film.

## 4. Summary

In summary, we proposed a novel non-volatile Al<sub>2</sub>O<sub>3</sub> memory that is easy to fabricate. Large C-V hysteresis can be obtained using Al-rich Al<sub>2</sub>O<sub>3</sub> as a charge storage layer. The electron trap density of the charge storage layer in this experiment was 1.5 times larger than that of SONOS. Data retention is good, and this device will stay non-volatile for several years or more.

\*Presently, NTT AFTY Corporation.

## References

- [1] T. Sugizaki et al., Symp. VLSI Tech. Dig. (2003) 27.
- [2] C. H. Lee et al., IEDM Tech. Dig. (2003) 613.
- [3] Y. N. Tan et al., IEDM Tech. Dig. (2004) 889.
- [4] Y. Jin et al., J. Vac. Sci. Technol. B **21**(3) (2003) 942.
- [5] S. Minami et al., IEEE Trans. **ED-38** (1991) 2519.




Fig. 1 Schematic cross section of  $\text{Al}_2\text{O}_3$  memory using an Al-rich structure.




Fig. 2 The region of stoichiometric  $\text{Al}_2\text{O}_3$  and Al-rich  $\text{Al}_2\text{O}_3$  as a function of  $\text{O}_2$  flow rate.




Fig. 3 The etching time of  $\text{Al}_2\text{O}_3$  as a function of  $\text{O}_2$  flow rate.




Fig. 4 C-V hysteresis of Al-rich  $\text{Al}_2\text{O}_3$  film when 7 V is applied.




Fig. 5 Capacitance values of states H and L as a function of memory cell area.




Fig. 6 C-V hysteresis of stoichiometric  $\text{Al}_2\text{O}_3$  film when 5 V is applied.




Fig. 7 C-V hysteresis of Al-rich  $\text{Al}_2\text{O}_3$  film when 5 V is applied.




Fig. 8 C-V hysteresis voltage window as a function of the applied voltage.




Fig. 9 Data retention.