

## 60% Power Reduction in Inductive-Coupling Inter-Chip Link by Current-Sensing Technique

Kiichi Niitsu<sup>1</sup>, Noriyuki Miura<sup>1</sup>, Mari Inoue<sup>1</sup>, Yoshihiro Nakagawa<sup>2</sup>,  
Masamoto Tago<sup>2</sup>, Muneo Fukaishi<sup>2</sup>, Hiroki Ishikuro<sup>1</sup> and Tadahiro Kuroda<sup>1</sup>

<sup>1</sup>Keio University, Department of Electronics and Electrical Engineering  
3-14-1, Hiyoshi, Kohoku-ku, Yokohama 223-8522, Japan

Phone: +81-45-566-1779 E-mail: {kiichi, miura, inoue}@kuro.elec.keio.ac.jp, {ishikuro, kuroda}@elec.keio.ac.jp

<sup>2</sup>NEC Corporation, Sagami-hara 229-1198, Japan

### 1. Introduction

The demand for 3D-stacked System in a Package (SiP) is increasing rapidly. A 3W 1Tb/s CMOS Inductive-Coupling data and clock link was developed by arranging 1024 data transceivers with a pitch of 30 $\mu$ m [1]. To reduce power dissipation, transmitter circuits (Tx) have been improved [2]. However, there is no report on improvement of receiver circuits (Rx).

This paper reports current-sensing technique in a receiver which can reduce 60% power dissipation compared with conventional voltage-sensing technique.

### 2. Testchip Design and Experimental Setup

Figure 1 shows the schematic of conventional voltage-sense receiver and proposed receiver using current-sensing technique. Current-sense receiver detects the current flowing in Rx inductor,  $I_{2C}$  directly. In voltage-sense receiver, the voltage across  $R_{in}$  is converted to current by the differential pair. In the case of the limited transceiver size, the current-sense technique is advantageous than the voltage-sense technique since the differential pair is not required.

A test chip is designed and fabricated in a 0.18 $\mu$ m CMOS. Chip microphotograph is depicted in Figure 2. The transmitters and receivers are arranged with a pitch of 20 $\mu$ m.

Figure 3. shows the experimental setup. Two testchips are mounted on two boards that are placed face to face in distance of 5 $\mu$ m. Communication distance is adjusted by a micromanipulator with accuracy of 1 $\mu$ m. Using alignment marks and infrared light enables adjustment of chip alignment.

### 3. Experimental Results

Measured BER dependence on total power dissipation is shown in Figure 4. By current-sensing technique, total power dissipation is reduced by 3.4mW/ch (60%) compared with conventional voltage-sensing technique without degrading both data rate(1Gb/s) and BER(<10<sup>-12</sup>).

Figure 5 shows the measured and simulated total power dissipation dependence on bias voltage ( $V_{bias}$ ). In both receivers,  $M_{V1,V2}$  and  $M_{C1,C2}$  should operate in saturation region to obtain enough gain. In voltage-sense receiver, small size of  $M_{V1,V2}$  (4 $\mu$ m/0.36 $\mu$ m) are used for high frequency

operation. On the other hand, relatively large size is chosen for  $M_{C1,C2}$  because they do not affect the operation speed. The simulated curve (dotted line) indicates that very large size ( $W/L= 24\mu\text{m}/0.36\mu\text{m}$ ) is required for  $M_{V1,V2}$  to reduce the power dissipation in the voltage-sense receiver to the same power of the current-sense receiver.

### 4. Discussion

Comparison of current-sense receiver with voltage-sense receiver from the viewpoint of circuit topology is depicted in Figure 6.

$I_{2C}$  and  $I_{2V}$  are described as below in simplified model of inductive-coupling channel (Figure 6(a),(b)).

$$I_{2C} = \frac{\omega k \sqrt{L_1 L_2} V_1}{\sqrt{\left\{ R_1 R_2 - (1 - k^2) \omega^2 L_1 L_2 \right\}^2 + \omega^2 (L_1 R_2 + R_1 L_2)^2}}$$

$$\cong \frac{\omega k \sqrt{L_1 L_2} V_1}{R_1 R_2} = \frac{\omega k \sqrt{L_1 L_2} V_1}{R_1 (R_{L2} + 2R_{inC})} \propto \frac{1}{R_{L2} + 2R_{inC}}$$

$$I_{2V} = g_m V_{2V} = g_m I'_{2V} 2R_{inV}$$

$$\cong g_m \frac{\omega k \sqrt{L_1 L_2} V_1}{R_1 R_2} 2R_{inV} \propto g_m \frac{2R_{inV}}{R_{L2} + 2R_{inV}}$$

Note that  $R_1$  is output resistance of Tx.  $R_2$  is input resistance of Rx.  $L_1, L_2$  is self inductance of Tx, Rx inductor.  $R_{inC}$  is input impedance of current-sense receiver.  $R_{L2}$  is parasitic resistance of Rx inductor.  $k$  is coupling coefficient.  $g_m$  is transconductance of  $M_{V1,2}$ .

In Figure 6, the dotted line indicates that very large size ( $W/L= 24\mu\text{m}/0.36\mu\text{m}$ ) is required for  $M_{V1,V2}$  to reduce the power dissipation in the voltage-sense receiver to the same power of the current-sense receiver.

In addition to the low power operation, proposed current-sense technique has large immunity to the device mismatch. Figure 7. shows the required transmit power as a function of the mismatch of differential pair ( $M_{V1,V2}$  or  $M_{C1,C2}$ ).  $6\sigma$  of the  $V_{th}$  mismatch is assumed to be 25mV in this case. The  $V_{th}$  mismatch generates DC offset current. The DC offset current in the voltage-sense receiver flows into the cross-coupled transistors whereas the offset current flows into the Rx inductor in the current-sense receiver. As a result, the  $V_{th}$  mismatch is much relaxed in the current-sensing receiver and the required transmit power dose not affected by the  $V_{th}$  mismatch.

### 5. Conclusions

In this work, current-sensing technique is proposed and investigated. Current-sensing technique saves total power dissipation by 60% without sacrificing data rate(1Gb/s) and BER( $<10^{-12}$ ).

### Acknowledgement

The VLSI chip in this study has been fabricated in the chip fabrication program of VLSI Design and Education Center (VDEC), The University of Tokyo with the collaboration by MOSIS and TSMC. This work was supported by Core Research for Evolutional Science and Technology (CREST).

### References

- [1] N. Miura, et al., "A 1Tb/s 3W Inductive-Coupling Transceiver for Inter-Chip Clock and Data Link," ISSCC Digest of Technical Papers, pp. 424-425, Feb. 2006.
- [2] M. Inoue, et al., "Daisy Chain for Power Reduction in Inductive-Coupling CMOS Data Link," to be published in Symp on VLSI Circuits, Jun. 2006.




Fig.1 Schematic of voltage-sense receiver (conventional) and current-sense receiver (proposed).




Fig.2 Chip microphotograph.




Fig.3 Experimental setup.




Fig.4 Measured BER dependence on total power dissipation.




Fig.5 Measured and simulated power dissipation dependence on bias voltage.




Fig.6 Comparison of topologies of two receiver circuits ( $R_1=100\Omega, R_2=R_{in}+R_{L2}(R_{L2}=120\Omega), L_1=0.8nH, L_2=4.2nH, \omega=2\pi*1.5Grad/s, k=0.28$ ).




Fig.7 Immunity to variation of threshold voltage.