Self-Heating Induced Germanium Outdiffusion and Non-Local Channel Degradation in the Strained-Si/SiGe N-MOSFET subjected to Channel Hot-Electron Stress

T. W. H. Phua¹, D. S. Ang², C. H. Tung³, and C. H. Ling¹

¹ National University of Singapore, Department of Electrical and Computer Engineering, Singapore 119260 (E-Mail: engp2418@nus.edu.sg)

² Nanyang Technological University, School of Electrical and Electronic Engineering, Singapore 639798

³ Institute of Microelectronics, Singapore 117685

Abstract

We report evidence of Ge outdiffusion and severe non-local channel degradation in strained-Si/SiGe N-MOSFETs (channel width $W > 0.5 \mu m$) subjected to channel hot-electron stress. Analysis shows that the high channel temperature (~700-750°C at $V_g = V_d = 2.7V$ stress condition) arising from significant self-heating in these devices is primarily responsible. On the other hand, the channel temperature of the bulk-Si control device is only ~150°C at the same stress condition. AC stressing of the strained-Si device yields slightly lower channel degradation due to reduced self-heating. Besides increased impact ionization, the induction of other failure mechanisms by self-heating pose further challenge to the reliability of the strained-Si devices.

I. Introduction

The strained-Si/SiGe technology can significantly enhance the performance margin achieved through downscaling of the conventional bulk-Si MOSFET^{1,2}. However, concerns on strain relaxation and Ge outdiffusion pose important integration challenges^{3,4}. To-date, studies are mainly focused on process-induced issues, and reliability studies are limited⁵⁻⁷. Because of the much lower thermal conductivity of the underlying SiGe layer, the strained-Si device is known to suffer significant self-heating. In this work, we report observations of hot-electron stress induced Ge outdiffusion and the associated non-local channel degradation in the strained-Si N-MOSFET.

II. Device Fabrication

Strained-Si N-MOSFETs on relaxed SiGe virtual substrate with 15% and 20% Ge concentration were fabricated using a state-of-the-art CMOS process. The final thickness of the strained-Si layer is ~15nm and the underlying SiGe layer is ~1 µm thick. Thermal budget was limited by replacing STI sidewall and implant screen oxides by low temperature CVD-TEOS oxide. Bulk-Si devices were fabricated using an exact processing sequence. Drain current enhancement of ~15% was achieved in the 20% Ge strained-Si device, as evident in Fig. 1.

III. Results and Discussion

(A) Measurement of Channel Temperature A phenomenological model⁸ was used to extract the channel temperature ΔT_{ch} (minus the chuck temperature) of the strained-Si (SS) device. The algorithm is summarized in Table 1. Fig. 2 shows substantial self-heating in the SS devices $(W > 0.5 \mu m)^9$, yielding $\Delta T_{ch} \sim 700-750^\circ C$ at the nominal stress condition of $V_g = V_d = 2.7 V$. The same approach applied to the bulk-Si control device gives $\Delta T_{ch} \sim 150^{\circ}$ C at the specific stress bias, in agreement with previous report¹⁰. With a high channel temperature in the 800°C range, other failure mechanisms are induced by channel hotelectron stressing as described below.

(B) Channel Hot-Electron Stress Induced Ge Outdiffusion

The high channel temperature of the SS device biased at the nominal stressing condition can in fact induce Ge outdiffusion from the underlying SiGe layer. This prediction is confirmed in Fig. 3-4. Using energy dispersive x-ray spectrometry with a probe size of ~1 nm, Ge concentration (C_{Ge}) at 3 locations (gate edges at the drain and source, and channel region) in a 20% Ge SS device (Fig. 3(a)), subjected to $V_g = V_d = 2.7$ V stress, were measured and compared to those obtained in a fresh device. The variation of C_{Ge} as a function of depth into the composite strained-Si/SiGe layer of a fresh SS device is shown in Fig. 3(b). As expected from a well controlled thermal budget, C_{Ge} in the strained-Si layer is low (< 2%) and rises steadily towards 20% in the relaxed SiGe buffer. Fig. 3(c) shows C_{Ge} variation at $T_{\text{Si}} = 5$ nm. Fig. 3(d) depicts the threshold voltage $(V_{\text{th}}^{\text{o}})$ distribution of fresh SS devices. The small variation in $V_{\rm th}^{0}$ (~12 mV) of the fresh SS devices implies that C_{Ge} in the strained-Si layer does not vary significantly among the fresh SS devices. On the other hand, Fig. 4(a) shows that C_{Ge} in the channel region is doubled after hot-electron stress. Fig. 4(b) shows the statistical spread in $\Delta C_{\text{Ge}}/C_{\text{Ge}}^{\circ}$ obtained from numerous devices stressed at the same condition, confirming that maximum fractional increase in C_{Ge} occurs within the channel region.

(C) Non-Local Channel Degradation

The significant outdiffusion of Ge from the underlying SiGe layer towards the strained-Si layer during channel hot-electron stress corroborates the observation of severe channel degradation in the device. The finding of non-local hot-electron induced damage is illustrated in Fig. 5 where the linear I_d degradation extracted at low (high) V_g probes damage situated in Hg. situated in the channel (gate edge) region¹¹. The control device exhibits classical degradation behavior; $|\Delta I_d/I_d^{\circ}| (@V_g \approx V_{th}^{\circ})$ is ~1% in the initial stress stage, i.e. hot-electron induced damage is localized near the drain edge, but extends gradually into the channel region as time increases¹¹. On the other hand, substantial degradation in the linear I_d of the SS device is apparent even in the initial stage. For the 15% Ge SS device, $|\Delta I_d/I_d^o|$ (@V_g \approx $V_{\rm th}^{\rm o}$) ~35% after 1s stress, and the fractional degradation is doubled for the 20% Ge SS device. The shift in threshold voltage (ΔV_{th}) and charge pumping current (ΔI_{cp}) data in Fig. 6 corroborate the linear I_d degradation pattern of Fig. 5, confirming a much greater extent of spatial damage in the SS devices.

The severe channel degradation of the SS device at very short stress time implies that Si-SiO₂ interface and oxide damage in the device is not dominated by drain-side hot-electron injection and points to the role of non-local mechanisms. In this case, self-heating is believed to have induced the generation of excess hot electrons non-locally via lattice interaction, leading to the degradation of nearly the entire channel region in a short stress interval. Fig. 7 compares the impact ionization rate (I_b/I_d) of the SS and control devices. A significant enhancement in I_b/I_d , especially in the high $V_{\rm g}$ regime¹², is apparent in the former.

As evident in Fig. 2, channel temperature rises significantly in devices with $W > 0.5 \mu m$. To verify the role of self-heating, we investigated the degradation kinetics of the $W = 0.5 \ \mu m$ devices. In this case, the stress induced change in $|\Delta I_d/I_d^{\,o}|$ (@ $V_g \approx V_{th}^{\,o}$) reverts to classical behavior. As depicted in Fig. 8(a), $|\Delta I_d/I_d^{\,o}|$ (@ $V_g \approx V_{th}^{\,o}$) of the narrow SS devices falls well below 10% in the initial stress stage and increases progressively with time. The data for ΔV_{th} and ΔI_{cp} in Fig. 8(b) and (c) further corroborate the above discussion.

(D) AC Gate Stress Induced Degradation

Fig. 9 shows the $|\Delta I_d/I_d^{o}|$ data obtained from ac gate stress, with the stress duty cycle $D_{\rm str}$ as the parameter. For the control device, "universal" degradation curves result when $|\Delta I_d/I_d^{o}|$ is plotted against the effective stress time $T_{\text{str(eff)}}$, defined by the actual stress interval $T_{\text{str}} \times D_{\text{str}}$. The relatively low stress bias would not result in significant hot-hole injection associated with the pulse transient period¹³, which is responsible for the increased ac degradation previously reported. With the selected pulse transition time (50ns) being much smaller than the smallest stress duty cycle for the given frequency, the overall degradation is dominated by the ON cycle, i.e. $V_g = V_d$. However, this is not the case for the SS devices. Reduced degradation is apparent with decrease in the stress duty cycle; reduction is particularly significant for the $|\Delta I_d/I_d^{o}|$ (@V_g $\approx V_{th}^{o}$) parameter, confirming the role of device self-heating on non-local degradation.

IV. Summary

In this work, we report first evidence of Ge outdiffusion and severe non-local channel degradation induced by channel hot-electron stressing of the strained-Si/SiGe N-MOSFET. It is shown that selfheating is the main driving force, and channel temperature could reach the ~700-750°C range for the devices studied, at stress conditions commonly applied to the bulk-Si device.

Acknowledgement: The authors thank Chartered Semiconductor for the supply of test devices. D. S. Ang is grateful to NTU Nanocluster for funding support.

References

[1] K. Rim et al., Symp. VLSI Tech., p.98, 2002. [2] H. C. -H. Wang et al., IEDM Tech. Dig., p.61, 2003. [3] K. Rim *et al.*, *IEEE TED*, vol. 47, p. 1406, Jul. 2003. [4] H. Kawasaki et al., IEDM Tech. Dig., p.169, 2004. [5] M. F. Lu et al., Int. Rel. Phys. Symp., p. 18, 2004. [6] J. R. Shih et al., Int. Rel. Phys. Symp., p. 403, 2005. [7] S. S. Chung et al., Symp. VLSI Tech., p.86, 2005. [8] R. Menozzi et al., IEEE TDMR, vol. 5, p. 515, 2005. [9] S. P. Sinha et al., Int. SOI Conf., p. 101, 2001. [10] E. Pop et al., IEDM Tech. Dig., p. 677, 2001.
[11] D. S. Ang *et al.*, *IEEE TED*, vol. 45, p. 149, 1998. [12] P. Su et al., Int. Rel. Phys. Symp., p. 93, 2002. [13] D. S. Ang et al., IEEE EDL, vol. 24, p. 598, 2003.



Fig. 1: Id-Vd of strained-Si and bulk-Si N-MOSFETs at selected gate overdrives. $L = 0.18 \mu m$; $T_{ox} = 3 nm$.

Table 1: Flowchart depicting the channel temperature extraction algorithm⁸





10 15 20

Channel Width, W (µm)

25

0

-5

0 5



Fig. 4: (a) Fractional increase in Ge concentration $\Delta C_{\rm Ge}/{C_{\rm Ge}}^o$ at the gate edges and channel region as a function of depth T_{Si} . The strained-Si N-MOSFETs ($W = 20 \ \mu m$) were stressed at $V_{\rm g} = V_{\rm d} = 2.7$ V for 7×10^4 s. (b) Statistical variation of $\Delta C_{\rm Ge} / C_{\rm Ge}$ extracted at $T_{\rm Si} = 5$ nm.





Fig. 5: Fractional degradation in linear $I_{\rm d}$, $|\Delta I_{\rm d}/I_{\rm d}^{\rm o}|$ extracted at $V_{\rm g} \approx V_{\rm th}^{\rm o}$ ($V_{\rm th}$ of fresh device) and $V_g = 1.8$ V; $V_d = 0.1$ V. The former probes hot-electron induced damage in the channel region and the latter probes damage at the gate edge $(drain)^{11}$.

Fig. 6: (a) Threshold voltage shift ΔV_{th} and (b) charge pumping current increase ΔI_{cp} for the same strained-Si N-MOSFET as that of Fig. 5.

6A €

0 15% Ge

Δ 20% Ge

 $V_{g} \sim V_{th}^{\circ}$ (Channel)

10

(b) 20% Ge

Control

(Spacer)

10⁴



10¹

10⁻⁴

(a) Control





Effective Stress Time, $T_{str(eff)}$ (s) Fig. 9: Fractional degradation in linear I_d , $|\Delta I_d/I_d^{o}|$ of (a) bulk-Si and (b) strained-Si N-MOSFETs subjected to dc and ac gate stress (varying stress duty cycles $D_{\rm str}$), as a function of effective stress time $T_{\text{str(eff)}} (= T_{\text{str}} \times D_{\text{str}})$.

 10^{4} 10

DC Stress 50% Duty Cycle 10% Duty Cycle

10⁰



Fig. 3: (a) TEM cross-section of 20% Ge strained-Si N-MOSFET (W = 20 µm); open circles denote positions at which Ge concentrations are measured; horizontal demarcates the strained-Si (thickness 15 nm)/SiGe interface. (b) Variation of Ge concentration C_{Ge} as a function of depth T_{Si} at the gate edges and channel region of fresh strained-Si N-MOSFETs. (c) Statistical variation of C_{Ge} extracted at $T_{\text{Si}} = 5$ nm. (d) Threshold voltage variation of fresh strained-Si N-MOSFETs.