

F-3-3

Intrinsic Delay of Nanoscale MOSFETs under Ballistic Transport

A. Tsuda[†], T. Kunikiyo[‡], T. Okagaki[‡], T. Watanabe[†], M. Tanizawa[‡], K. Ishikawa[‡], H. Nunogami[†] and A. Uchida[†][†]Device IP Development Dept., [‡]Advanced Device Development Dept.

Renesas Technology Corp., 4-1, Mizuhara, Itami-shi, Hyogo 664-0005, Japan

Tel: +81-72-780-3856 Fax: +81-72-780-2598 e-mail: tsuda.atsushi@renesas.com

I. Introduction

Quasi-ballistic carrier transport is one of the technology boosters to enhance drain current in nanoscale MOSFETs [1]. Channel backscattering characteristics are the key to limiting the drain current at the rate which carriers can be thermally injected from the source into the channel, as illustrated in Fig. 1, is formulated as

$$I_d/W = Q(0)v_T(1-r)/(1+r) = Q(0)v_{eff} \quad (1)$$

and is valid when $V_{ds} \gg k_B T/q$ [2]. The critical parameters are the density of the carriers at the top of the barrier in the source edge, $Q(0)$, the thermal injection velocity, v_T theoretically given by [3], and the channel backscattering coefficient r ($0 < r < 1$), which can be determined by $k_B T$ layer thickness l_0 and mean-free-path for backscattering λ_0 [2]. Note that $r = l_0/(\lambda_0 + l_0)$. The v_{eff} represents effective carrier velocity. To determine $Q(0)$, the gate capacitance measured with a large device was integrated over the gate voltage at $V_{ds} = 0V$ [4]. However, lateral channel profiles along the gate length and width direction formed by halo or pocket implants in a small device are completely different from those in a large device [5]. This paper proposes a new procedure for direct measurement of $Q(0)$ in short channel devices and demonstrates the impact of gate scaling on the channel backscattering coefficient in nanoscale MOSFETs with varying physical gate lengths down to 68nm.

II. Procedure of evaluation

Fig. 2 shows an example of $Q(0)$ determination. For the small device, external capacitance C_{ext} such as overlap and fringing capacitances cannot be neglected, so the area described by the hatched region under the solid curve corresponds to $Q(0)$. Fig. 3 shows the proposed test structure that consists of a charge based capacitance measurement (CBCM) circuit and a pair of path transistors. The CBCM technique has been widely used to measure femto-farad level capacitance [6]. The waveforms of gate input signals, GP, GN and EN are shown in Fig. 4. The channel backscattering coefficient extraction methodology is summarized in three steps as follows; (1) Gate capacitance, C_{gg} , is measured from the charging current difference (ΔQ_g) with the small increment (ΔV) of V_{tst} and V_{ref} as $C_{gg} = \Delta Q_g/\Delta V$ [7], where Q_g is the gate charge. (2) A charge, $-C_{gb}\Delta V$, is induced on the target substrate (back) when a charge $C_{gg}\Delta V$ is placed on the target gate electrode through the p-MOSFET MP1. The charging control signal EN is high during C_{gb} measure time period, as illustrated in Fig. 4, so that a measurable charging current is drawn from the target substrate through the current meter (placed at the source of MN4) and to the local ground voltage source. Note that C_{gg} and C_{gb} are measured simultaneously in the short channel devices with sub-femto-farad resolution. (3) Gate-to-channel capacitance, C_{gc} , is given by $(C_{gg} - C_{gb} - C_{ext})$. External capacitance, C_{ext} , corresponds to $(C_{gg} - C_{gb})$ value at $V_{gs} = 0V$. The expression for $Q(0)$ as extracted from C_{gg} and C_{gb} becomes

$$Q(0) = qN_{inv} = \int_0^{V_{gs}} (C_{gg} - C_{gb} - C_{ext})dV_{gs}/(L_{eff}W_{eff}) \quad (2)$$

where N_{inv} is inversion charge density, L_{eff} and W_{eff} are effective gate length and width, respectively. L_{eff} is extracted

from C_{gc} of some different physical gate length MOSFETs. The channel backscattering coefficient r is extracted from measured I_d and $Q(0)$ by using eq.(1).

III. Results and Discussion

Low standby power (LSTP) MOSFETs employed in this work are fabricated by a hp90-nm technology node process. Capacitance is measured on a small ($68nm \times 2 \mu m$) device. Fig. 5 shows the electrical characteristics of the devices demonstrated in this work. Fig. 6 shows C_{gg} and C_{gb} characteristics at $V_{ds}=0V$ and 1.2V measured by the proposed test structure. The difference between C_{gg} and C_{gb} at $V_{gs}=0V$ corresponds to the total of the gate overlap and fringing capacitance, C_{ext} . As the drain voltage increases from 0V to 1.2V, C_{gb} increases under the saturation region because the inversion layer around the drain edge disappears at $V_{ds}=1.2V$, which in turn leads to C_{gg} reduction. Fig. 7 shows extracted inversion charge density N_{inv} at $V_{ds}=0V$ and $V_{gs}=1.2V$. The inversion charge density given by $C_{ox}(V_{gs} - V_{th})$, as shown in Fig. 2, is about 2.5 times as large as that extracted by the proposed technique. The almost flat curve indicates that the value of the effective gate length employed for N_{inv} calculation is reasonable. Fig. 8 shows the extracted channel backscattering coefficient r at $V_{ds}=V_{gs}=1.2V$. As the gate length shrinks, the backscattering coefficient is reduced, indicating that ballistic transport becomes more evident. Fig. 9 shows extracted ballistic efficiency together with effective carrier velocity v_{eff} . In Fig. 10, the λ_0/l_0 value is plotted versus physical gate length. Extrapolating the straight line in Fig. 10 yields $\lambda_0/l_0 = 8.38$ in n-MOSFET and 4.53 in p-MOSFET, when projecting the performance limit of 10nm MOSFETs under supply voltage 1.2V. The λ_0/l_0 value in turn leads to an on-current approaching 81% of the ballistic limit in n-MOSFET. Fig. 11 shows the extracted intrinsic transistor delay, $C_{gg}V_{dd}/I_d$. Intrinsic delay of hp90-nm LSTP MOSFETs found in this work is nearly close to that of ITRS MOSFETs [1]. The corresponding intrinsic delay of 10nm n-MOSFET is 0.11ps, less than that reported in a hp14-nm node process [1] as listed in Table I. The performance of single gate 10nm n-MOSFET estimated from view of ballistic transport meets LSTP hp14-nm node process requirement [1].

IV. Conclusion

We have proposed a new procedure for evaluating the channel backscattering coefficient on a basis of monitoring gate capacitance and gate-to-substrate capacitance in nanoscale MOSFETs by the new test structure. The new procedure reveals that an advanced n-MOSFET technology with $L_G=10nm$ operates at no less than 81% of thermal injection velocity. Intrinsic transistor delay, 0.11ps, in single gate 10nm n-MOSFET estimated from view of ballistic transport meets LSTP hp14-nm node process requirement.

References

- [1] The International Technology Roadmap for Semiconductors (ITRS), PIDS, 2005. [2] M. S. Lundstrom et al., *IEEE Electron Dev. Lett.*, vol.18, p.361, 1997. [3] K. Natori, *J. Appl. Phys.*, vol.76, p.4879, 1994. [4] A. Lochtefeld et al., *IEEE Electron Dev. Lett.*, vol.22, p.95, 2001. [5] H. van Meer et al., *IEEE Electron Dev. Lett.*, vol.21, p.133, 2000. [6] J. C. Chen et al., *IEDM Tech. Dig.*, p.69, 1996. [7] T. Okagaki et al., *VLSI Tech. Symp.*, p.120, 2004.




Fig. 1. Schematic diagram of carrier channel backscattering in nanoscale MOSFETs. Carriers injected from the source may be backscattered in $k_B T$ layer.




Fig. 2. Schematic diagram of gate-to-channel capacitance vs gate voltage at $V_{ds}=0V$. C_{ext} represents overlap and fringing capacitance.




Fig. 3. Proposed test structure for gate-to-channel capacitance characterization.




Fig. 4. Schematic gate input waveforms of the proposed circuits.




Fig. 5. I_d - V_d characteristics of nMOSFET and pMOSFET fabricated by a hp90-nm technology node process.




Fig. 6. C_{gg} and C_{gb} characteristics at $V_{ds}=0V$ and $1.2V$ measured by the proposed test structure.




Fig. 7. Extracted inversion charge density $N_{inv} (=Q(0)/q)$ at $V_{ds}=0V$ and $V_{gs}=1.2V$.




Fig. 8. Extracted channel backscattering coefficient r of MOSFETs at $V_{ds}=V_{gs}=1.2V$.




Fig. 9. Extracted ballistic efficiency $B=(1-r)/(1+r)$ and effective carrier velocity $v_{eff} = B v_T$.




Fig. 10. Extracted λ_0/l_0 and a regression curve with a correlation coefficient R for projection of 10nm MOSFET performance.




Fig. 11. Extracted intrinsic transistor delay time of n-MOSFET and p-MOSFET.

Table I. Comparison of extracted intrinsic transistor delay time with those from 2005 ITRS.

Intrinsic Transistor Delay Time (ps)	
Present work	
· $L_g=68nm$ nMOS	2.72
· $L_g=10nm$ nMOS projection	0.11
· $L_g=66nm$ pMOS	7.66
· $L_g=10nm$ pMOS projection	0.20
2005 ITRS hp90-nm Node ($L_g=65nm$ nMOS)	
	2.56
2005 ITRS hp14-nm Node ($L_g=10nm$ DG nMOS)	
	0.36