

G-9-5

An Excellent Cu Diffusion Barrier for Next Generation Multi-level Cu-interconnect

Chia-Jung Lee, Chih-Feng Huang, and Bing-Yue Tsui

Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University

1001, Ta-Hsueh Road, Hsinchu, Taiwan, R.O.C.

Tel: 886-3-5131570, Fax : 886-3-5724361, e-mail : bytsui@mail.nctu.edu.tw.**Abstract**

A new Cu diffusion barrier of TaPt alloy with excellent performance is proposed. The TaPt film remains nearly amorphous after 800°C annealing and exhibits excellent Cu barrier ability up to 650°C under bias-temperature stress at 2MV/cm and 200°C for 60 min. Low resistivity, good adhesion, high Cu(111) orientation, and good thermal stability make it a promising Cu diffusion barrier.

Keywords: Cu-interconnect, diffusion barrier, TaPt alloy

Introduction

Since the first demonstration of Cu-interconnect in 1997, it becomes the main stream for multi-level metallization of high performance integrated circuits [1]. High quality metallic Cu diffusion barrier is one of the key factors for successful Cu-interconnect. The barrier metal must satisfy several requirements including good Cu barrier ability, low resistivity, high Cu(111) texture preference, good thermal stability, and good adhesion to Cu seed and inter-metal dielectric. Several materials have been proposed as next generation barrier metal [2-5]. Unfortunately, none of them can meet all of these requirements simultaneously. Therefore, Ta/TaN stack is still expected to be used in the near future.

In this work, we propose an excellent Cu diffusion barrier of TaPt alloy. Both the film properties and Cu barrier ability are examined thoroughly. By incorporating Pt into Ta, all of the requirements can be satisfied.

Experiments

Simple MOS capacitors with gate electrode of TaPt(5 or 20 nm) /Cu(200nm)/TaPt(5 or 20 nm) were fabricated. The gate oxide is a 60nm thick thermal oxide. The TaPt alloys were deposited in a co-sputtering system. The sputtering power of Ta and Pt targets were set to DC 30 watt and RF 30 watt, respectively. The Cu layer was also deposited by sputtering. The alloy gate was patterned by lift-off process. Blanket TaPt(50nm)/SiO₂/Si samples were also prepared for TaPt thin film characterization.

Results and Discussion*A. TaPt Thin Film Characteristics*

The Ta/Pt atomic ratio determined by RBS is about 85/15. Fig.1 shows the XRD spectra of the TaPt film after annealing at various temperatures. The weak and broaden signal indicates that the film remains amorphous even after 800°C annealing for 30 min. The main phase is supposed to be σ phase according to the phase diagram [6]. Fig.2 shows the cross-sectional TEM micrograph of the 800°C annealed 50 nm thick TaPt film. Only few nano-crystals can be observed. The diffraction pattern also confirms the nearly amorphous state. Fig.3 shows the resistivity of the TaPt film after annealing at various temperatures. The resistivity of Ta film and TaN film are also shown in the figure. The incorporation

of Pt does not increase the resistivity and the resistivity is stable up to 800°C.

Stud-pull adhesion test indicates that the adhesion of TaPt to SiO₂ is stronger than 50 MPa and is as good as that of Ta to SiO₂. Since Ta exhibits good adhesion to the porous carbon doped oxide (CDO), it is believed that the TaPt alloy should have similar behavior, too [7]. Good adhesion is also observed on the Cu/TaPt stack.

B. Cu diffusion barrier properties

Fig.4 shows the AES depth profile of the TaPt(20nm)/Cu(200nm)/TaPt(20nm) structure before and after 600°C annealing for 30 min. No Cu diffusion into the TaPt barrier is observed. Fig.5 shows the high frequency C-V characteristics of the TaPt(5nm)/Cu/TaPt(5nm) MOS capacitors after annealing at various temperatures. The slight distortion after annealing at temperatures higher than 400°C is attributed to the stress induced interface states. The almost overlap of the C-V curves after 500, 600, 650, and 700 °C annealing implies that Cu atoms can be blocked by the 5 nm thick TaPt barrier layer effectively. Fig.6 shows the flatband voltage (V_{fb}) as a function of annealing temperature. The tight distribution and small deviation confirms the TaPt barrier ability. Fig.7 shows that the breakdown voltage of the 650°C annealed samples is similar to that of the 400°C annealed ones. A 700°C annealing results in low breakdown voltage. The minority carrier lifetime in Si substrate is also evaluated by the retention time measurement. The almost identical retention times shown in Fig.8 indicate that the Si substrate is not contaminated by Cu up to 650°C.

Finally, a strong bias-temperature stress (BTS) test at 2MV/cm and 200°C was performed. Figs.9, 10, and 11 show the C-V characteristics of the 600°C, 650°C and 700°C annealed samples, respectively. For the 600°C and 650°C annealed samples, with 5 nm thick TaPt, BTS for 30 min and 60 min do not result in V_{fb} shift. The 700°C annealed sample, with 20nm thick TaPt, can not pass this strong BTS test.

Fig.12 compares the XRD spectra of the TaPt/Cu/TaPt and the Ta/Cu/Ta sandwich structure after 500°C annealing for 30 min. The Cu(111)/Cu(200) intensity ratios of the TaPt sample is very close to that of the Ta sample. This result implies that the Cu-interconnect reliability with TaPt barrier should be similar to that with the current Ta/TaN stack barrier.

Conclusions

TaPt alloy exhibits excellent quality as Cu diffusion barrier. It remains amorphous after 800°C annealing and exhibits excellent Cu barrier ability under 700°C furnace annealing. The 650°C annealed sample can sustain BTS at 2MV/cm and 200°C for 60 min. Together with low resistivity, good adhesion, and high Cu(111) texture preference, it is suggested that the TaPt alloy would be the most promising barrier metal for next generation Cu-interconnect technology.

Acknowledgment- This work is supported by the National Science Council, Republic of China, under the contract No. NSC-93-2215-E-009-004.

References

- [1] D. Edelstein et al., in IEDM Tech. Dig., p.773, 1997.
[2] S. C. Sun et al., in Proc. of IITC, p.397, 2001.

- [3] H. Kizil et al., Proc. Adv. Metal Conf., p.835, 2002.
[4] J. Schuhmacher et al., in Proc. Adv. Metal Conf., p.759, 2002.
[5] B. S. Suh et al., in Proc. of IITC, p.138, 2005.
[6] T. B. Massalski, Binary Alloy Phase Diagrams 2nd ed., American Society for Metals, 1990, p.3133.
[7] K. L. Fang et al., J. Appl. Phys., vol.93, No.9, p.5546, 2003.




Fig.1 XRD spectra of the TaPt alloy after furnace annealing at various temperatures for 30 min.




Fig.2 Plane-view TEM micrograph of the TaPt alloy after furnace annealing at 800°C for 30 min.




Fig.5 C-V characteristics of the MOS capacitor after annealing at various temperatures.




Fig.9 C-V characteristics of the 600°C annealed sample before and after BTS at 2MV/cm and 200°C.




Fig.6 Flatband voltage of the MOS capacitor after annealing at various temperatures.




Fig.10 C-V characteristics of the 650°C annealed sample before and after BTS at 2MV/cm and 200°C.




Fig.3 Resistivity of the TaPt alloy after furnace annealing at various temperatures for 30 min.




Fig.7 Absolute value of breakdown voltage of the MOS capacitor after annealing at various temperatures.




Fig.11 C-V characteristics of the 700°C annealed sample before and after BTS at 2MV/cm and 200°C.




Fig.4 AES depth profile of the TaPt/Cu/TaPt stack after annealing at 400°C and 600°C for 30 min.




Fig.8 Retention time of the MOS capacitor after annealing at various temperatures.




Fig.12 XRD spectra of the TaPt alloy after furnace annealing at 500°C for 30 min.