## Plasma Nitridation of HfO<sub>2</sub> Enabling a 0.9 nm EOT with High Mobility for a Gate First MOSFET

<sup>a</sup>P.D. Kirsch, <sup>b</sup>M.A. Quevedo-Lopez, S. A. Krishnan, C. Krug, <sup>c</sup>F. S. Aguirre, <sup>c</sup>R. M. Wallace, <sup>a</sup>B. H. Lee and <sup>a</sup>R. Jammy

SEMATECH, 2706 Montopolis Drive, Austin, TX 78741, U.S.A., <sup>a</sup>IBM, <sup>b</sup>Texas Instruments, <sup>c</sup>UT-Dallas Dept. Elect. Eng.

#### Abstract

Plasma nitridation (N\*) of  $HfO_2$  with metal gate enables equivalent oxide thickness (EOT) scaling to 0.90 nm with 81% univ. SiO<sub>2</sub> mobility (1 MV/cm). N\* pressure and N dose were studied to improve the dielectric interface and mobility vs. thermal nitridation. With  $HfO_2$  and optimized metal gate, N\* enables scaling and drive current enhancements. **1. Introduction** 

Plasma nitridation has been shown to enable HfSiON/polySi EOT scaling [1, 2]. However, N\* of HfO<sub>2</sub> may be more challenging because Si-N bonding is not possible in HfO<sub>2</sub>. N bonds to Hf immediately after nitridation, but after 1000°C, some N typically moves to the Si/SiO<sub>x</sub> interface and bonds to Si [3, 4]. Excessive Si-N bonding has been shown to degrade transconductance [5] and carrier mobility [6]. In this report, we apply N\* to HfO<sub>2</sub> with the intention of achieving a 0.9 nm EOT, good interface quality, good mobility, and enhanced drive current. Results show that N\* successfully scales the EOT to 0.9 nm without a large mobility tradeoff, thereby enhancing drive current.

### 2. Experimental

Devices used in this study were gate-first field-effect transistors (FETs) including a 1070°C-spike source/drain anneal. Atomic layer deposition (ALD) HfSiO and HfO<sub>2</sub> were deposited on a SiO<sub>2</sub> interface. N was placed in the films with either a) thermal processes or b) plasma processes. A 10 nm metal gate electrode was deposited and then capped with 100 nm amorphous Si. EOT was extracted from measured capacitance-voltage (C-V) curves using the North Carolina State University (NCSU) CVC model. Current-voltage (I<sub>d</sub>-V<sub>g</sub>) characteristics were measured on  $10 \times 1 \mu m$  and  $10 \times 0.1 \mu m$  FETs. The Si channel doping for nFETs was  $\sim 3 \times 10^{17}$  B/cm<sup>3</sup>. Mobilities were extracted from  $10 \times 1 \mu m$  devices using the NCSU model.

# 3. Results and Discussion

Fig. 1 shows X-ray photoelectron spectroscopy (XPS) results for N\* of HfSiO and HfO<sub>2</sub>. Fig 1(a) displays the N 1s spectra for HfSiO; Fig. 1(b) displays the N 1s spectra for HfO<sub>2</sub>. The results show increasing amounts of N in these dielectrics and that N is likely bonded as both Hf-N and Si-N. The N profile is important for device performance [7]. Fig. 2 shows secondary ion mass spectroscopy (SIMS) N profiles using plasma pressure as the parameter. At high N\* pressure, the N peak is closer to the Si substrate. Therefore, low pressure N\* was implemented and yielded results shown in Fig. 3. Low pressure N\* results in better peak mobility at a given EOT, consistent with the SIMS result. With an optimized N\* process, thermal nitridation and N\* were compared over a common N dose range. Fig. 4 shows that N\* enables better mobility than thermal nitridation for a given N dose. This 3-5% improvement for N\* over thermal N is consistent with previous results for HfSiON/PolySi [2]. Charge pumping results (Fig. 5) suggest that N\* results in fewer interface traps than thermal nitridation.

For low frequencies, such as 1000Hz, the charge pumping technique is sensitive to the Si/dielectric interface. An almost 100× improvement in trap density ( $N_{it}$ ) is observed for N\* at 1000Hz. This result is consistent with the SIMS N profile in Fig. 2 and mobility data in Fig. 4.

Because of promising results obtained with HfSiO, optimized N\* processes were applied to HfO<sub>2</sub>. Transistor C-V characteristics of plasma nitrided HfO<sub>2</sub> are shown in Fig. 6. Specific capacitance is improved in both accumulation and inversion for N\*-nitrided devices. EOT improves from 1.06 nm to 0.90 nm for the N\*-nitrided dielectric. Capacitance equivalent thickness in inversion (CET<sub>inv</sub>) improves to 1.40 nm for the N\*-nitrided sample. Flatband voltage is unchanged, suggesting the Si/dielectric interface is unperturbed by N, in agreement with SIMS. The scaling benefit of N\* is illustrated in Fig. 7. Approximately 0.1 nm EOT scaling is achieved with nitrided HfO<sub>2</sub> at a constant leakage current relative to stacks without N\*. At EOT=0.9 nm, nearly 1000× leakage current ( $J_g$ ) reduction is achieved relative to SiO<sub>2</sub>/PolySi.

Fig. 8 shows  $HfO_2$  mobility improvement due to scaling and  $HfO_2+N^*$  results on scaled  $HfO_2$ . Mobility does not significantly change with N\* as EOT scales to 0.90 nm. Fig. 9 shows mobility as a function of effective field. Scaling to 0.82 nm shows peak mobility loss possibly due to coulomb scattering. Fig. 10 compares drain current-gate voltage (I<sub>d</sub>-V<sub>g</sub>) in the linear (V<sub>d</sub>=0.050V) and saturation (V<sub>d</sub>=1.2V) regimes for HfO<sub>2</sub> with and without N\*. HfO<sub>2</sub> + N\* scales EOT and CET<sub>inv</sub> ~0.15 nm (Fig. 6), but with a small mobility penalty (Fig. 9). Despite the penalty, nFET drive current improves ~8% (I<sub>d,sat</sub>) and ~3% (I<sub>d,lin</sub>) due to CET<sub>inv</sub> scaling from N\*. pFET drive current is nearly unchanged, suggesting that the pFET may be more sensitive to N [5, 6]. Fig. 11 suggests that N\* is favorable for sub-1 nm EOT with >80% mobility. Fig. 12 shows that V<sub>TH</sub> stability is similar for HfO<sub>2</sub> with and without N\*.

### 4. Conclusions

Plasma nitridation is a promising option to continue highk/metal gate stack scaling below EOT=1.00 nm. Optimizing N dose and profile can improve electron mobility and N<sub>it</sub> relative to thermal nitridation. Our results show that N\*-treated HfO<sub>2</sub> scales EOT=0.90 nm with 81% univ. SiO<sub>2</sub> mobility (1 MV/cm). Scaling to 0.9 nm results in a small mobility loss, but ~8% nFET I<sub>d,sat</sub> improvement.

### 5. References

- [1] M. Koike, et al., Tech. Dig. Int. Electron Devices Meet. , 107 (2003).
- [2] K. Sekine, et al., Tech. Dig. Int. Electron Devices Meet. , 103 (2003).
- [3] P.D. Kirsch, et al., VLSI-TSA, 113 (2006).
- [4] R. Takahashi, et al., Jpn. J. Appl. Phys. 43, 7821 (2004).
- [5] P.A. Kraus, et al., Symp. VLSI Tech. Dig., 143 (2003).
- [6] D. Ishikawa, et al., Tech. Dig. Int. Electron Devices Meet., 869 (2002).
- [7] S.V. Hattangady, et al., Tech. Dig. Int. Electron Devices Meet. , 495 (1996).
- [8] S. Datta, et al., Tech. Dig. Int. Electron Devices Meet. , 653 (2003).
- [9] D. Ishikawa, et al., Tech. Dig. Int. Electron Devices Meet., 869 (2002).
- [10] P.A. Kraus, et al., Semi. Fabtech 23, 73 (2004).



Figure 1. Si 2p & N1 XPS for N\* treated (a) HfSiO and (b) HfO<sub>2</sub>. Samples were capped with MeN/a-Si, annealed ( $1000^{\circ}C$ -5s), etched before analysis. Hf-N and Si-N may exist in both (a) and (b).



Figure 4. Comparison of thermal and N\* showing that for a given N composition, a small improvement in mobility may be achieved with N\*.



Figure 7. Scaling advantage of  $HfO_2 + N^*$  relative to  $HfO_2$  with thermal nitridation (TN). N\* allows 0.1 nm of EOT scaling at constant leakage current. ~1000× reduction vs. SiO<sub>2</sub>/PolySi.



Figure 10. Id-Vg for HfO<sub>2</sub> (lines) and HfO<sub>2</sub> +N\* (symbols). Scaling the EOT results in nFET Id improvement in both linear and saturation regions, despite mobility trade-off. Data from  $10\times0.1$  um FETs.



Figure 2. SIMS N profile for N\* nitrided HfSiO. With decreasing pressure, the interfacial N feature moves away from the Si/dielectric interface.



Figure 5.  $N_{it}$  as a function of frequency. Low frequency (1000 Hz) estimates  $N_{it}$  near the Si/dielectric interface. Lower  $N_{it}$  for N\* suggests a better interface explaining mobility result.



Figure 8. Scaling HfO<sub>2</sub> thickness can improve mobility, but N\* and optimized metal gate electrode provides further advantage enabling similar mobility but at EOT=0.90nm.



Figure 11. Mobility response to EOT scaling for multiple scaling methods. N\* (black circles) moves scaling off recent trend (gray) and is superior to alternative scaling methods (black triangles).



Figure 3. Electrical confirmation that lower pressure N\* is desired for improved NFET mobility at a given EOT.



Figure 6. nFET C-V characteristics. The N\* process improves accumulation and inversion capacitance without significant shift in  $V_{\rm fb}.$ 



Figure 9. Mobility response to plasma nitridation.  $HfO_2$  (1.06nm) is capable of peak and high field mobility similar to SiON, while N\* scaling to 0.9 nm shows a small trade-off.



Figure 12. Constant Voltage Stress at  $23^{\circ}$ C and 1.8V. Threshold voltage (V<sub>TH</sub>) stability is similar with and without N\*. HfO<sub>2</sub> thickness is constant in both cases, possibly dominating the