

P-1-10

## Improvement of mobility and NBTI reliability in MOSFETs with ALD-Si-nitride/SiO<sub>2</sub> stack dielectrics and p<sup>+</sup>-poly-Si gate

Shiyang Zhu<sup>1</sup>, Anri Nakajima<sup>1</sup>, Takuo Ohashi<sup>2</sup> and Hideharu Miyake<sup>2</sup><sup>1</sup> Research Center for Nanodevices and Systems, Hiroshima University, 1-4-2 Kagamiyama, Higashi-Hiroshima 739-8527, Japan, Phone: 81-824246274, Fax: 81-824243499, E-mail: [nakajima@sxsys.hiroshima-u.ac.jp](mailto:nakajima@sxsys.hiroshima-u.ac.jp)<sup>2</sup> Elpida Memory, Inc., 7-10 Yoshikawa-kogyo-danchi, Higashi-Hiroshima 739-0198, Japan

### 1. Introduction

Nitridation of the thin gate-SiO<sub>2</sub> has been widely adopted in the modern CMOS technology in order to suppress boron penetration from the p<sup>+</sup>-poly-Si gate and increase the oxide permittivity. However, nitrogen incorporation has been found to enhance the negative bias temperature instability (NBTI) of pMOS significantly [1]. The enhancement is found to relate with the N concentration near the SiO<sub>2</sub>/Si surface [2-3]. Therefore, the ideal N distribution in the SiON film is 100%N in the upper layer and 0%N in the lower layer. Atomic layer deposition (ALD) of SiN on SiO<sub>2</sub> can realize such an N distribution, and excellent boron suppression and reliability characteristics have been demonstrated [4-5]. In this paper, their carrier mobility and NBTI characteristics are examined, and the advantage of the ALD stack as a suitable gate-dielectric for next generation is cleared.

### 2. Device fabrication

P<sup>+</sup>-poly-Si gated p- and n-MOSFETs were fabricated using a standard CMOS process [6]. For the ALD stack, approx. 2.0nm SiN was deposited on 2.0nm base-SiO<sub>2</sub>, followed by post-deposition-annealing. For the SiON film, approx. 3.5nm base-SiO<sub>2</sub> was plasma-nitrided to introduce nitrogen with 14% peak concentration. The devices had suffered a heavy thermal budget of 750°C annealing for 60min peculiar to the DRAM fabrication process. The equivalent oxide thicknesses (EOT) of pMOS with SiN/SiO<sub>2</sub>, SiON, and pure-SiO<sub>2</sub> dielectrics are 3.9, 3.0 and 3.5nm, respectively, as extracted from the accumulation capacitance. EOT of the corresponding nMOS is approx. 0.2nm thicker due to the poly-Si depletion effect.

### 3. Results and discussion

Fig. 1 shows the I<sub>d</sub>-V<sub>g</sub> curves measured at |V<sub>d</sub>| = 50mV for devices with W/L = 10μm/10μm. V<sub>th</sub> shifts to positive significantly for the SiO<sub>2</sub> and SiON devices compared to the ALD-SiN/SiO<sub>2</sub> devices. While, the n<sup>+</sup>-poly-Si gated devices have similar V<sub>th</sub> (not shown here). Therefore, the positive V<sub>th</sub> shift in Fig. 1 can be ascribed to the boron penetration caused by the heavy thermal budget. As expected, the SiN/SiO<sub>2</sub> stack can suppress the boron penetration more effectively than the plasma-nitrided SiON film.

Figs. 2 and 3 show the DCIV curves measured at |V<sub>s</sub>| = |V<sub>d</sub>| = 0.3V on devices with area of 1.2×10<sup>5</sup>μm<sup>2</sup>. The interface trap density (N<sub>it</sub>) of pMOS extracted from the DCIV peak height is approximately 0.57, 0.66, and 1.42×10<sup>9</sup> cm<sup>-2</sup> for the ALD stack, plasma-nitrided-SiON, and pure-SiO<sub>2</sub> devices, respectively. For nMOS, the corresponding N<sub>it</sub> is 1.08, 1.21, and 11.5×10<sup>9</sup> cm<sup>-2</sup> respectively. For both p- and n-MOSFETs, the ALD stack devices have the lowest N<sub>it</sub> value, and the pure-SiO<sub>2</sub> devices have the largest N<sub>it</sub> value. It indicates that the boron penetration can increase the interface trap density, especially for the n-MOSFETs.

Figs. 4 and 5 show the electron and hole mobility extracted from the n- and p-MOSFETs using the split C-V method. In consistency with the N<sub>it</sub> data, the ALD stack devices have the highest carrier mobility and the pure-SiO<sub>2</sub> devices have the smallest mobility. For hole mobility, the difference is small due to the relatively small difference in N<sub>it</sub> (about 2 times). For the ALD stack without the heavy thermal budget, the hole mobility was reported to identical as the pure-SiO<sub>2</sub> ones [7]. On the other hand, the difference of electron mobility is quite large due to the significant difference in N<sub>it</sub> (about 1 order of magnitude). Moreover, for the SiON devices, the effect of a long-range dipole field of the Si-N bonds near the SiON/Si interface may also reduce the electron mobility besides N<sub>it</sub> [8].

Fig. 6 shows the time evolution of ΔV<sub>th</sub> of pMOSFETs under NBT stress. For the SiON and pure-SiO<sub>2</sub> devices, ΔV<sub>th</sub> is negative and approximately obeys the power-law dependence with the exponent around 0.25. Such a negative ΔV<sub>th</sub> under NBT stress has been widely attributed to the interface trap and/or positive charge generation originated from dissociation of Si-H bonds at the SiO<sub>2</sub>/Si interface [3]. Taking the V<sub>th</sub> difference into account, NBTI of the SiON devices is much larger than that of the pure-SiO<sub>2</sub> ones, which has been ascribed to the higher density of the defect precursors (Si-H bonds) at the SiON/Si interface [2]. On the other hand, the ALD stack device shows an abnormal NBTI behavior: V<sub>th</sub> shifts to positive at the beginning of stress, and then shifts to negative. The value of ΔV<sub>th</sub> at the longer stress times is close to that of the pure-SiO<sub>2</sub> ones.

The initial positive jump of ΔV<sub>th</sub> is more obvious for the smaller EOT ALD-stack devices. Fig. 7 shows the time evolution of ΔV<sub>th</sub> of ALD-2.0nm-SiN/0.5nm-SiO<sub>2</sub> devices under NBT stress with different V<sub>g</sub>. Fig. 8 shows the corresponding interface trap generation. The initial positive ΔV<sub>th</sub> jump increases with |V<sub>g</sub>|, and the negative ΔV<sub>th</sub> rate at the longer stress times also increases. On the other hand, ΔN<sub>it</sub> increases continuously with time approximately following the power-law dependence but with the exponent increasing with |V<sub>g</sub>|. The above phenomena suggest there are electron traps in the stack film, most probably at the SiN/SiO<sub>2</sub> interface. The traps are neutral before stress, while can be occupied by electrons tunneling from the gate under the negative V<sub>g</sub> bias to make ΔV<sub>th</sub> positively shift, as shown in Fig. 9. Meanwhile, the degradation at the SiO<sub>2</sub>/Si interface (to make ΔV<sub>th</sub> negatively shift) is similar to that of the pure-SiO<sub>2</sub> device due to the absence of N in the interface. While, the negatively charged bulk traps can enhance the electrical field at the SiO<sub>2</sub>/Si interface, resulting in faster degradation rate at higher |V<sub>g</sub>| for the ALD stack device. At low |V<sub>g</sub>| (real operation voltage), on the other hand, the neutralization effect may make its net ΔV<sub>th</sub> even smaller than that of the pure-SiO<sub>2</sub> device.

In conclusion, we clearly show that the ALD stack gate

dielectrics offer the lowest interface trap density and highest carrier mobility compared with the SiON and pure-SiO<sub>2</sub> gate-dielectrics due to the effective suppression of boron penetration by the 100%N in the upper SiN layer. The 0%N at the SiO<sub>2</sub>/Si interface makes its NBTI is somewhat similar to that of the pure-SiO<sub>2</sub> except an initial positive  $\Delta V_{th}$  jump due to electron trapping in the SiN/SiO<sub>2</sub> interface. Therefore, the ALD stack is a very promising gate-dielectric.

**Acknowledgements:** This work was supported in part by the 21<sup>st</sup> Century COE program “Nanoelectronics for Tera-Bit Information Processing” from the Ministry of Education,

Culture,Sports, Science and Technology.

**References**

[1]N. Kimizuka, et al., IEDM Tech. Dig. (2000) p.92.  
 [2]C. H. Ang, et al., Jpn. J. Appl. Phys., 41(2002), p.L314.  
 [3]S. Zhu, et al., J. Appl. Phys., 98(2005), Art.No.114504.  
 [4]A. Nakajima, et al, IEEE EDL, 26(2005), p.538.  
 [5]A. Nakajima, et al., Microelectron. Reliab., 42(2002) p.1823.  
 [6]K. Saino, et al, IEDM Tech. Dig. (2003) p.415.  
 [7]A. Nakajima, IEEE EDL, 24(2003), p.472.  
 [8]A. Nakajima, Jpn. J. Appl. Phys., 44(2005), p.L903




Fig. 1  $I_d$ - $V_g$  curves of p- and n-MOSFETs Devices with  $W/L=10\mu\text{m}/10\mu\text{m}$  measured at  $|V_d|=50\text{mV}$ .




Fig. 2 DCIV curves of a pMOSFETs with ALD SiN/SiO<sub>2</sub> stack, plasma-nitrided SiON, and pure-SiO<sub>2</sub> gate-dielectrics. Devices with  $A=1.2\times 10^5\mu\text{m}^2$  were measured at  $V_s=V_d=-0.3\text{V}$ .




Fig. 3 DCIV curves of a nMOSFETs with ALD SiN/SiO<sub>2</sub> stack, plasma-nitrided SiON, and pure-SiO<sub>2</sub> gate-dielectrics. Devices with  $A=1.2\times 10^5\mu\text{m}^2$  were measured at  $V_s=V_d=0.3\text{V}$ .




Fig. 4 Hole mobility extracted using a split C-V method for devices with ALD SiN/SiO<sub>2</sub> stack, plasma-nitrided SiON, and pure-SiO<sub>2</sub> gate-dielectrics.




Fig. 5 Electron mobility extracted using a split C-V method for devices with ALD SiN/SiO<sub>2</sub> stack, plasma-nitrided SiON, and pure-SiO<sub>2</sub> gate-dielectrics.




Fig. 6 The time evolution of  $\Delta V_{th}$  for pMOSFETs with various gate-dielectrics under NBT stress at  $T=125^\circ\text{C}$  and  $|V_g-V_{th}|\approx 3.8\text{V}$ . The solid lines are fitting lines based on the power-law dependence. The exponent is around 0.25.




Fig. 7 The time evolution of  $\Delta V_{th}$  for pMOSFETs with the ALD SiN/SiO<sub>2</sub> stack gate-dielectrics under NBT stress with  $V_g$  from -3.5V to -5.5V.




Fig. 8 The time evolution of the corresponding  $\Delta N_{it}$  extracted from DCIV. The solid lines are fitting lines based on the power-law dependence. The exponent increases slightly with  $|V_g|$  increasing.




Fig. 9 Illustration of band diagram of the SiN/SiO<sub>2</sub> stack under negative bias showing the existence of electron traps at the SiN/SiO<sub>2</sub> interface, which can be occupied by electrons tunneling from the gate.