# Work Function Modulation Using Thin Interdiffused Metal Layers for Dual Metal-Gate Technology

Andy Eu-Jin Lim<sup>1</sup>, Wan-Sik Hwang<sup>1</sup>, Xin-Peng Wang<sup>1</sup>, Dim-Lee Kwong<sup>2</sup>, and Yee-Chia Yeo<sup>1</sup>

<sup>1</sup>Dept. of Electrical & Computer Engineering, National University of Singapore, Singapore 119260.

<sup>2</sup>Institute of Microelectronics, 11 Science Park Road, Singapore 117685.

Phone: +65 6516-2298, Fax: +65 6779-1103, E-mail: yeo@ieee.org

# 1. Introduction

Metal gates are required to boost transistor performance for the 32 nm complementary metal-oxide-semiconductor (CMOS) technology node and beyond. Interdiffusion of metal layers is one of the approaches explored for the realization of dual work function metal gate technology. Interdiffusion of Ni-Ti [1], Ni-Al [2], Ti-Pt, and Ti-W [3] has been reported. Recently, work function  $\Phi_m$  tunability was achieved by inserting thin metal layers at the metal gate/dielectric interface [3]-[4]. Therefore, to achieve a well-controlled gate  $\Phi_m$  with minimum spatial non-uniformity, thin metal layers with accurate thicknesses should be used for metal interdiffusion. In this work, we investigate the interdiffusion of thin metallic layers ( $\leq 10$  nm) for work function modulation, employing elemental metal (Ni, Pt and Hf) and metal alloys (Ni-Hf and Pt-Hf). The dependences of  $\Phi_m$  on metal thickness ratios and anneal temperatures were also investigated.

## 2. Experiment

The integration scheme for realizing dual gate work function using metal interdiffusion is shown in Fig. 1. The fabricated MOS capacitors employed either a SiO<sub>2</sub> gate dielectric (4 – 8 nm) or a HfO<sub>2</sub> (2 nm)/SiO<sub>2</sub> (4 - 8 nm) dielectric stack. The gate electrode comprises a bottom-most metal 1 layer on which a metal 2 layer is deposited. Table I shows the various combinations of the metallic materials investigated. In one set (shaded), metal 1 is a higher  $\Phi_m$  metal, while metal 2 is a lower  $\Phi_m$  metal. In another set (unshaded), metal 1 is a lower  $\Phi_m$ metal alloy, while metal 2 is a higher  $\Phi_m$  metal. Different metal 2/metal 1 thickness ratios  $(T_{Metal2}/T_{Metal1})$  were used. All metals and metal alloys were deposited by sputtering and cosputtering, respectively. Reactive-sputtered TaN (~100 nm) was used as the capping layer. After gate patterning, forming gas anneal (FGA) at 420 °C for 30 min or rapid thermal annealing (RTA) at 500 - 700 °C for 30 s in N2 ambient was performed for metal interdiffusion. The atomic concentrations of  $Ni_{0.66}Hf_{0.34}$  and  $Pt_{0.71}Hf_{0.29}$  alloys (used for metal 1) were obtained by X-ray photoelectron spectroscopy (XPS). For example, the XPS spectra of Ni 2p and Hf 4f peak from  $Ni_{0.66}Hf_{0.34}$  alloy is shown in Fig. 2.

# 3. Results and Discussions

### Interdiffusion of Hf/Ni and Ni/Ni-Hf Stacks

Fig. 3 (a) shows the *C*-*V* curves of Hf/Ni interdiffused stacks after FGA. Fig. 4 (a) and (b) shows the secondary ion mass spectroscopy (SIMS) depth profile of a Hf/Ni stack before and after FGA. By increasing the Hf/Ni thickness ratio  $(T_{Hf}/T_{Ni})$ , the flatband voltage  $V_{FB}$  decreases with respect to that of the Ni stack. We found that the interdiffused layer has a higher Hf content when the  $T_{Hf}/T_{Ni}$  ratio is larger. In the case of the Ni/Ni-Hf stacks, however, varying of the  $T_{Ni}/T_{NiHf}$  ratio did not

result in a significant  $V_{FB}$  shift as compared to that of the Ni/Hf stack [Fig. 3 (b)]. The SIMS profile of Ni/Ni-Hf stack (not shown) indicated minimal Ni diffusion after FGA. Hf/Ni and Ni/Ni-Hf stacks exhibited similar  $V_{FB}$  shifts after 500 °C RTA.

#### Interdiffusion of Hf/Pt and Pt/Pt-Hf Stacks

Hf/Pt and Pt/Pt-Hf stacks were investigated and their *C-V* curves after FGA are shown in Fig. 5.  $V_{FB}$  shifts for both stacks (compared with Pt or Pt-Hf gates) indicated that interdiffusion had taken place. Hf/Pt and Pt/Pt-Hf stacks were also subjected to higher RTA conditions due to their better thermal stability. Fig. 6 generally shows that larger  $V_{FB}$  shifts are observed at higher anneal temperatures. This is attributed to more interdiffusion occurring between the metal layers.

## Summary of Extracted $\Phi_m$

 $V_{FB}$  and equivalent oxide thickness  $T_{ox}$  obtained from the *C*-*V* curves were plotted to extract the metal gate  $\Phi_m$  (Fig. 7).  $\Phi_m$  variation for Hf/Pt and Pt/Pt-Hf stacks subjected to different anneal conditions, was also observed from the  $V_{FB}$  vs  $T_{ox}$  plots (Fig. 8). Fig. 9 shows the  $\Phi_m$  tunability of the metal stacks. After FGA, the  $\Phi_m$  of Hf/Ni interdiffused stack was tuned down from 4.74 eV (Ni stack) to 4.20 eV by varying the  $T_{Hf}/T_{Ni}$  ratio. After 700 °C RTA, Hf/Pt ( $\Phi_m = 4.55$  eV) and Pt/Pt-Hf ( $\Phi_m = 4.90$  eV) interdiffused stack gave the largest  $\Phi_m$  shift (~0.5 eV) from their respective single layer gate stack. Finally, Fig. 10 shows the  $\Phi_m$  of Ni, Pt, Ni-Hf and Pt-Hf gate stacks on both SiO<sub>2</sub> and HfO<sub>2</sub> gate dielectrics. This indicated that work function modulation of interdiffused metal layers can also be achieved on HfO<sub>2</sub> dielectric.

## 4. Conclusions

Thin interdiffused metal layers ( $\leq 10$  nm) were implemented for  $\Phi_m$  modulation. After FGA,  $\Phi_m$  ranging between 4.20 – 4.74 eV was obtained for a Hf/Ni stack by varying the  $T_{Hf}/T_{Ni}$ ratio. Hf/Pt and Pt/Pt-Hf stacks showed better thermal stability and gave a  $\Phi_m$  difference of ~0.5 eV from their single layer stack, after 700 °C RTA. With further process optimization, precise metal gate  $\Phi_m$  control for advanced transistor structures can be achieved using this dual gate integration technique.

#### Acknowledgements

Research grant from the Nanoelectronics Research Program of the Agency of Science, Research & Technology (A\*STAR) is acknowledged. A. E.-J. Lim acknowledges an A\*STAR Graduate Scholarship Award.

#### References

- [1] I. Polishchuk, *et al.*, *IEEE Elect. Dev. Lett.* **22**, pp. 444 (2001).
- [2] T. Matsukawa, et al., SSDM, pp. 464 (2004).
- [3] C.-H. Lu, et al., IEEE Elect. Dev. Lett. 26, pp. 445 (2005).
- [4] I. S. Jeon, et al., IEDM Tech .Dig., pp. 303 (2004).



**Fig. 1**: Dual gate work function integration scheme making use of metal interdiffusion.

**Table I:** Experimental splits for MOScapacitors with interdiffused metal gates.Metal 1 was either a higher  $\Phi_m$  metal(shaded) or a lower  $\Phi_m$  metal alloy(unshaded).

Metal 2 (T <sub>Metal2</sub> )	Metal 1 ( $T_{Metall}$ )	$T_{Metal2}/T_{Metal1}$
Hf (7.0 nm)	Ni (5.0 nm)	1.40
Hf (7.0 nm)	Ni (10.0 nm)	0.70
Hf (3.5 nm)	Ni (10.0 nm)	0.35
Hf (7.0 nm)	Pt (10.0 nm)	1.40
Ni (10.0 nm)	Ni-Hf (5.0 nm)	2.00
Ni (5.0 nm)	Ni-Hf (5.0 nm)	1.00
Pt (10.0 nm)	Pt-Hf (5.0 nm)	2.00



**Fig. 2**: XPS spectra of Ni 2p and Hf 4f from co-sputtered Ni<sub>0.66</sub>Hf<sub>0.34</sub> alloy film.



After FGA TaN As deposited (a) (b) TaN н Ni Interdiffused Ni-Hf (a.u.) (a.u.) **Relative Intensity Relative Intensity** Та Ni Hf 400 600 800 1000 0 200 400 600 800 1000 Sputtering Time (sec) Sputtering Time (sec)

**Fig. 3**: C-V curves of (a) Hf/Ni and (b) Ni/Ni-Hf stacks after FGA. TaN-capped Ni (10 nm) and Ni-Hf (5 nm) stacks were used as reference.



**Fig. 5**: *C-V* curves of Hf/Pt and Pt/Pt-Hf stacks after FGA. TaN-capped Pt (10 nm) and Pt-Hf (5 nm) stacks were used as reference.



**Fig. 6**: *C*-*V* curves of (a) Hf/Pt and (b) Pt/Pt-Hf stacks after different anneal conditions. Larger  $V_{FB}$  shifts were observed at higher anneal conditions due to more interdiffusion of Hf and Pt, for Hf/Pt and Pt/Pt-Hf stacks, respectively.



**Fig. 8**:  $V_{FB}$  vs  $T_{ox}$  plots of (a) Hf/Pt and (b) Pt/Pt-Hf stacks after different anneal conditions. TaN-capped Pt and Pt-Hf stacks after FGA are plotted as reference.



**Fig. 9**: Summary of  $\Phi_m$  for all metal stacks. Hf/Pt and Pt/Pt-Hf stacks underwent 700 °C RTA while rest of the metal stacks underwent FGA.

**Fig. 4**: SIMS depth profile of TaN (15 nm)/Hf (7 nm)/Ni (10 nm)/SiO<sub>2</sub> gate stack (a) before and (b) after FGA. A thinner TaN capping layer was used for ease of depth profiling.



**Fig. 7**:  $V_{FB}$  vs  $T_{ox}$  plot used to extract the metal gate  $\Phi_m$ .



**Fig. 10**: Comparison of  $\Phi_m$  on SiO<sub>2</sub> and HfO<sub>2</sub>. Inset shows the *C-V* curves employing HfO<sub>2</sub> (2 nm)/SiO<sub>2</sub> (4 nm) dielectric.