# An Efficient Mobility Enhancement Engineering on 65nm FUSI CMOSFETs using a Second CESL Process

Chieh-Ming Lai<sup>1</sup>, Yean-Kuen Fang<sup>1</sup>, Chien-Ting Lin<sup>1</sup>, Wen-Kuan Yeh<sup>2</sup>, Chia-Wei Hsu<sup>2</sup>, Che-Hua Hsu<sup>3</sup>,

Liang-Wei Chen<sup>3</sup>, Mike Ma<sup>3</sup>

1. Institute of Microelectronics, National Cheng Kung University, Taiwan.

2. Department of Electrical Engineering, National University of Kaohsiung, Taiwan.

3. United Microelectronics Corporation, Central R&D Division

No. 1 University Road, Tainan, TAIWAN, 70101, Tel: 886-6-2080398, FAX: +886-6-2345482

e-mail: <u>ykfang@eembox.ee.ncku.edu.tw</u>

# **1. Introduction**

As the devices geometry is scaled down continually, some issues such as the boron penetration, poly gate depletion and low carrier mobility become more critical and serious. Metal gate is an efficient approach to eliminate the boron penetration and poly gate depletion [1], and fully silicided (FUSI) is a promising metal gate candidate due to the simplified processing as well as the tunable work function [2]. On the other hand, the high stress contact etch stop layer (CESL) has been used extensively to promote channel carrier mobility in conventional devices [3]. However, very few studies inspected the impact of high tensile stress CESL (TS CESL) on FUSI devices performance yet. In this work, we investigated the device driving capacity, leakages, low frequency noise (LF noise) and C-V characteristics for 65nm Ni-FUSI CMOSFETs with and without the TS CESL.

### 2. Experiments

Devices were fabricated using a modified standard CMOS process. After S/D Cobalt salicidation, the first TS CESL (700A) was deposited (Fig. 1(a): control device). After the inter layer dielectric oxide was deposited, FUSI CMP planarization was adopted to remove the 1<sup>st</sup> TS CESL down to polysilicon gate. In this work, Ni-silicide has been used for the FUSI technology because of lower thermal budget and better properties [4]. Finally, the Ni-FUSI gate electrode was formed after RTP (Fig. 1(b)). In order to inspect the impact of high tensile stress in Ni-FUSI devices, some Ni-FUSI devices were deposited by TS CESL (700A) (Fig. 1(c)).

#### 3. Results

Figure 2 shows the I<sub>D</sub>-V<sub>D</sub> curves for nMOSFETs with  $|V_G-V_T|=1V$ , it is found that devices with Ni-FUSI gate possess higher driving capacity than control devices do, which is due presumably to the better gate control under the same  $V_{G}$ - $V_{T}$ ; therefore, larger channel charges will be induced in channel region, lowering the channel resistance. Besides for these Ni-FUSI devices, the driving capacity can be also enhanced by a TS CESL. It implied that the TS CESL is an efficient method to improve driving capacity in Ni-FUSI devices. Fig. 3 shows that Ni-FUSI devices with TS CESL possess the highest G<sub>m MAX</sub>. In Fig. 4, because of the positive shift of flatband voltage, the Ni-FUSI devices possess higher threshold voltage (V<sub>T</sub>) and better subthreshold swing especially for devices with TS CESL. In comparison with control device, the best noise performance was found in Ni-FUSI devices without TS CESL, as shown in Fig. 5. In Fig. 6, the Ni-FUSI devices without TS CESL possess lower junction leakages than the control devices does. For devices with Ni-FUSI gate, lower junction leakages was found, which is due presumably to the smoother band bending in Si/SiO<sub>2</sub> interface happen, lowering the accumulated electrons in channel region. On the other hand, we believed that the RTP in FUSI process can also improve the integrity of S/D junctions. And the junction leakage in device with TS

CESL is slightly high because of the tensile stress induced defect happen. The gate leakage is shown in Fig. 7, it found that there is no apparent difference between control devices and Ni-FUSI devices; it implied that the process of FUSI CMP didn't induce additional damages to gate oxide. From Fig. 6 and 7, we believed that the LF noise characteristic was mainly affected by junction leakage. In comparison with control device, lower poly gate depletion can be found on Ni-FUSI devices, as shown in Fig. 8. And larger accumulation capacitance is found on Ni-FUSI device without TS CESL because without TS CESL-induced defects happened. For pMOSFETs, the I<sub>D</sub>-V<sub>D</sub> curves were shown in Fig. 9. Similar to the nMOSFETs, those Ni-FUSI devices without TS CESL possess better driving capacity than the control devices does. But for Ni-FUSI device with TS CESL, lower driving current was found because the inappropriate TS CESL-induced tensile stress (should be compress not tensile) will degrade pMOSFET performance. Investigation from the characteristics of  $G_m$  (Fig. 10) and  $I_D$ -V<sub>G</sub> (Fig. 11), we found that the TS CESL also caused worse G<sub>m</sub> and the subthreshold characteristics (I<sub>OFF</sub>, SS). Similar tendency of LF noise was found on pMOSFETs, as shown in Fig. 12. Compared to control device, the best one was happened on Ni-FUSI devices without TS CESL. We believed that the worst LF noise in control device is affected by larger junction leakages (Fig. 13), not by the gate leakages (Fig. 14). A C-V curve for pMOSFETs was shown in Fig. 15. Similar as nMOSFETs, Ni-FUSI pMOSFETs without TS CESL possess the larger accumulation capacitance.

#### 4. Summary

In this work, the driving capacity, leakages, low frequency noise (LF noise) and C-V characteristics were investigated for 65nm FUSI n- and pMOSFETs with and without the TS CESL to inspect the impacts of TS CESL on FUSI devices performance. In nMOSFETs, a TS CESL will improve the driving capacity, but it also induced more defects and enlarged junction leakages, resulting in higher LF noise and decreasing the accumulation capacitance. In pMOSFETs, the TS CESL is profitless for device performance due to an inappropriate stress (should be compress not tensile). Furthermore, we also found that the FUSI process didn't caused apparent damages to the gate oxide for both Ni-FUSI n- and pMOSFETs.

# Acknowledgement

The work is supported by UMC Device Engineering Division the National Science Council of Taiwan, R.O.C., under Contract NSC 94-2215-E-006-005 and 94-2215-E-390-001.

## References

- [1] B. Tavel et al., IEDM Tech. Dig., pp.825 (2001)
- [2] C. Cabral et al., Symo. VLSI Tech., pp.184 (2004)
- [3] S. Pidin et al., Symo. VLSI Tech., pp.54 (2004)
- [4] Z. Krivokapic et al., IEDM Tech. Dig, pp.271 (2002)



Fig. 1. schematic views of 65nm MOSFETs with various gate electrode (a) conventional gate with 1<sup>st</sup> CESL (control device).
(b) Ni-FUSI gate. (c) Ni-FUSI gate covered with 2<sup>nd</sup> TS CESL.



Fig. 4.  $I_D$ - $V_G$  of 65nm nMOSFETs with various gate electrode.



Fig. 8. C-V curves in accumulation region for 65nm nMOSFETs with various gate electrode. (freq = 100kHz)



Fig. 12. low frequency noise of 65nm pMOSFETs with various gate electrode. (freq=10~40kHz,  $V_D$ = -0.05V)



Fig. 5. low frequency noise of 65nm nMOSFETs with various gate electrode. (freq=10~40kHz, V<sub>D</sub>= 0.05V)



Fig. 9.  $I_D-V_D$  of 65nm pMOSFETs with various gate electrode. (under  $|V_G-V_T|=1V$ )



Fig. 13. junction leakages of 65nm pMOSFETs with various gate electrode. ( $V_G=$  0V,  $V_D=$  0~-1V)



65 nm nMOS 250 control device -0 Ni FUSI 200 + TS CESL ੰ <sup>ਦ</sup>੍ਰ 150 Ni FUSI () () 100 ອ້ 50 ሰካ 0.5 0.0 1.0 V<sub>G</sub>-V<sub>T</sub> (Volts)

Fig. 2.  $I_D$ - $V_D$  of 65nm nMOSFETs with various gate electrode. (under  $V_G$ - $V_T$ =1V)



Fig. 6. junction leakages of 65nm nMOSFETs with various gate electrode. ( $V_G$ = 0V,  $V_D$ = 0~1V)



Fig. 10. G<sub>m</sub> curves of 65nm pMOSFETs with various gate electrode.



Fig. 14. gate leakages of 65nm pMOSFETs with various gate electrode.  $(V_D = V_S = 0V, V_G = 0 \sim 1.2V)$ 

Fig. 3.  $G_m$  curves of 65nm nMOSFETs with various gate electrode.



Fig. 7. gate leakages of 65nm nMOSFETs with various gate electrode.  $(V_D = V_S = 0V, V_G = 0 \sim 1.2V)$ 



Fig. 11.  $I_D$ - $V_G$  of 65nm pMOSFETs with various gate electrode.



Fig. 15. C-V curves in accumulation region for 65nm pMOSFETs with various gate electrode. (freq = 100kHz)