A-6-1 Effects of O₂ Plasma Treatment on the Reliabilities of Metal Gate/High-k Dielectric MOSFETs

Kyong Taek Lee^{1,5}, Chang Yong Kang², Rino Choi², Seung Chul Song², Byoung Hun Lee^{2,3}, Hi-Deok Lee^{4,5} and Yoon-Ha Jeong¹

 ¹Dept. of Electronic and Electrical Engineering, Pohang University of Science and Technology (POSTECH), Korea
 ²SEMATECH, 2706 Montopolis Drive, Austin, TX 78741, USA, ³IBM assignee
 ⁴Dept. of Electronics Engineering, Chungnam National Univ, Korea, ⁵University of Texas at Austin, TX 78758, USA TEL:(512) 356-7105, Fax:(512)356-7640, herolkt@postech.ac.kr

1. Introduction

Metal gate/high-k dielectric stacks have decreased gate leakage due to their increased physical thickness for the same equivalent oxide thickness (EOT), which is extremely useful for low standby power applications [1-4]. During gate patterning, however, it has been reported that a dry etch or an HF-based wet etch led to process-induced damage (PID) and undercut of high-k dielectric at the gate edge region [5]. The recessed high-k structure shows significant high gate edge leakage current due to the leakage path formation in the heterogeneous interface between the high-k dielectric and the capping nitride layer [6].

To solve these problems, a recent approach has employed an in-situ O_2 plasma treatment for curing the PID [7]. Another study showed that low temperature plasma selective oxidation enhanced device characteristics of tungsten poly-metal gate transistors for memory applications [8]. However, the effects of the O_2 plasma treatment on the reliability of MOSFETs with high-k dielectric and metal gate have not been studied systematically. In this work, therefore, we investigated device characteristics and positive bias temperature instability (PBTI) and hot carrier injection (HCI) reliability for both of the O_2 and N_2 plasma-treated metal gate/high-k dielectric MOSFETs.

2. Experiments

The conventional high-k transistor process flow fabricated in this study is shown in Fig. 1. HfON films 2.5nm thick were deposited using atomic layer deposition (ALD) and followed by post-deposition annealing at 700°C in NH₃ ambient. Then, 10nm ALD TiN/100nm poly-Si gate stacks were deposited as an electrode, which was etched with a HBr- or Cl₂-based plasma process stopping on high-k. The remained high-k film in the source/drain (S/D) area was removed by low pressure, high density plasma using CO mixed with BCl₃. An in situ plasma treatment with O₂ or control N₂ was performed after the gate etch step (Fig. 1). A 5nm nitride was deposited on all samples before halo/extension formation to encapsulate the gate stacks.

3. Results and Discussion

Transistor current-voltage (I-V) characteristics for the HfON treated with O_2 or N_2 are shown in Fig. 2. The O_2 plasma-treated device exhibited a 20X lower off-state leakage current and slightly lower drain-induced barrier leakage (DIBL) with a reasonable I_{on} was achieved for compared to the N_2 -treated sample. From the capacitance voltage (CV) curves of the perimeter-intensive array transistor (Fig. 3) and the gate-induced drain leakage (GIDL) characteristics (Fig. 4), the gate bird's beak and the gate overlap area seem to be similar for both plasma conditions. At a lower drain-to-gate voltage (V_{DG}) (V_g =0V), however, the N_2 -treated sample showed larger drain current (I_d) than the O_2 plasma sample, which is attributed to the gate edge leakage [6, 7]. Therefore, the O_2 plasma treatment can

be exploited for mitigating the leakage path formation in the heterogeneous interface between the high-k dielectric and the capping nitride layer. How this O_2 plasma treatment affects device reliability therefore needs to be studied.

Fig. 5 and 6 show the threshold voltage (V_{th}) shift induced by PBTI in HfON with either the O₂ or N₂ plasma treatment. Both the O₂- and N₂-treated devices showed similar V_{th} degradation and recovery behavior, indicating that neither post-gate etch treatment affected the dielectric characteristics. To investigate the gate edge effects, a hot carrier stress test was performed because accelerated carriers inject at the gate edge. From the results of hot carrier stress, we observed not only smaller V_{th} degradation but also a higher recovery rate with the O₂ plasma treatment (Fig. 7). The PBTI results suggest that the PBTI-induced V_{th} shift is attributed to transient charge trapping. Therefore, the trapped charges can be easily detrapped once a relaxation bias is applied. However, the injected hot carriers at the gate edge led to permanent damage in the dielectric, which was the reason for less V_{th} recovery during the relaxation stage. Furthermore, the heterogeneous leakage path in the gate edge region created deeper traps during HCI stress (Fig. 8). Consequently, the O₂-treated devices showed excellent device life time compared to that of the N₂-treated devices (Fig. 9).

During HCI stress, additionally, the drain edge of the high-k dielectric is affected by hot carriers and the cold carriers associated with PBTI also have an effect on the channel simultaneously [9]. Due to the transient charge trapping associated with PBTI, a high temperature HCI stress showed more significant initial Vth degradation compared to the HCI at room temperature (Fig. 10). In addition, the results from the high temperature HCI showed more significant drain current and transconductance (G_m) degradation in HfON with both the O₂ and N₂ treatment, indicating permanent damage generation (Fig. 11). From the results of the cyclic stress test, ΔV_{th} from the high temperature HCI was still higher than the other cases after the relaxation (Fig. 6, 7, and 12). Therefore, for short channel devices with metal gate/high-k dielectric, high temperature HCI degradation needs to be treated as a key reliability criterion but it is necessary to study its mechanism further. For high temperature HCI stress, the O2 plasma-treated samples still showed better stress immunity (Fig. 12). The calculated device life time of the O2 plasma-treated devices was also better (Fig. 13).

4. Conclusions

In this paper, the effects of an O_2 plasma treatment on CMOS devices with high-k dielectric were systematically investigated. Using the O_2 plasma treatment, we obtained a 20X lower off-state leakage current and enhanced stress immunity. In addition, high temperature HCI degradation was found to be a key reliability criterion for short channel metal gate/high-k dielectric devices.

Acknowledgements

This work was supported in part by the Research Program of the National Center for Nanomaterials Technology (NCNT).

to N2 treated samples.

10

10

10

10

-2

Cold

Source

V_{DS} = 1.5 V

solid : I_n open:l

=70nm

- HFON - O

HION - N

GIDL

0

Gate Voltage (V)

Gate

00°0 Ö

Substrate

PBT

0



MOSFET with TiN/HfON gate stack, high-k film is removed by plasma etch and treated with in suit O₂ or N₂ plasma



The capacitance of both cases seems to be the same.



by HCI; O₂ treated sample showed not behavior during stress; Heterogeneous between O₂ and N₂ plasma treated between HCI @25°C, HCI@125°C, only smaller Vth degradation and but leakage path in the gate edge region devices at 25°C. Excellent lifetime can and PBTI@ 125°C. For short channel also higher recovery rate compared to creates deeper traps during HCI stress. N2 treated sample.



and G_m degradation.

Fig 11. Comparison of drain current Fig 12. Comparison of V_{th} shift under Fig 13. Lifetime comparison between and G_m under $V_{stress} = 2.4V$ after PBTI $V_{stress} = V_{th} + 1.5V$ and $V_{relaxation} = -1V$ in HCI and PBTI, and O_2 and N_2 or HCI at 125°C; HCI characteristics HfON with O2 or N2 treatment; the treatment. The devices with O2 plasma [9] T.Takayanagi et al., Proceeding of IRPS, p.13 showed more significant drain current O_2 -treated sample showed less V_{th} treatment shows larger calculated ^{2004.} degradation and a higher recovery rate. device life time.

1.8 V open: HfON - N, 2.1 V solid : HfON - O ۸ 24V 0.1 1000 Time (s) Fig 3. The CV curves of the perimeter Fig 4. GIDL characteristics in HfON Fig 5. Comparison of Vth shifts induced Fig 6. Vth recovery rate under Vstress = -intensive array transistor in HfON with with O_2 or N_2 treatment; The GIDLs for by PBTI; PBTI of both O_2 - and N_2 - V_{th} +1.5V, and $V_{relaxation}$ = -1V; Similar



Time (s) correlated with the gate edge profile.

1000

2000

3000

4000

PBTI @125C

=70 nm

= V + 1.5 V

HION - O.

HION - N

۵Vt (mV) = 70nm HCI @125C HCI @25C HFON - O PBTI @1250 1000 Time (s) Fig. 7. Comparison of Vth shift induced Fig 8. Schematic diagram of charge Fig 9. Comparison of HC lifetime Fig 10. Comparison of Vth shift

devices, high temperature HCI degradation needs to be treated as a key reliability criterion.

References

[1] T. Iwamoto et al, IEDM Tech. Digest, p.639, 2003.

[2] Y. Yasuda et al, VLSI Tech Symp., p.40, 2004. [3] M. Terai et al, VLSI Tech Symp., p.68, 2005. [4] C. B. Oh et al, VLSI Tech Symp., p.71, 2003. [5] T. Watanabe et al, IEDM Tech. Digest, p.639,

2003 [6] C. Y. Kang et al, SSDM, p.1112, 2006.

[7] B. S. Ju et al, IEDM Tech Digest, p.645, 2006. [8] K. Y. Lim et al, VLSI Tech. Symp., p.74, 2006.

HCI - CHC @125C

$$L_{gale} = 70 \text{ nm}$$

 $L_{gale} = 70 \text{ nm}$
 $V_{stress} = V_t + 1.5 \text{ V}$
 $V_{returnion} = -1 \text{ V}$
 $V_{returnion} = -1 \text{ V}$
 $--$ HFON - O_2
 0
 0
 1000
 2000
 3000
 4000
Time (s)



Fig 2. Transistor current-voltage (I-V) characteristics with (a) O₂ treatment and (b) N₂ treatment, and (c) normalized drain

and gate current ; HfON O2-treated samples show a 20X lower off-state leakage current and slightly lower DIBL compared

= 70nm

(m 2

∆V₇ (

PBTI @125C





Drain

∆Vt (mV



be obtained by O2 treated devices

open: HfON - N

HCI @25C

HCI @125C

PBTI @125C

0.7

1/V_DD 0.6 0.5

= 70nm

compared to N2 treated devices.

solid : HfON - O

V_ = 50mV

s

time

Ē

10

