

A-8-4

Highly Manufacturable and Cost-effective Single $Ta_xC / Hf_xZr_{(1-x)}O_2$ Gate CMOS Bulk Platform for LP Applications at the 45nm Node and Beyond

M. Müller^{1,4}, C. Hobbs², A. Zauner¹, S. Barnola⁵, T. Salvetat⁵, S. Lhostis³, S. Couderc³, P. Perreau⁵, D. H. Triyoso⁶, M. Raymond⁶, E. Luckowski⁶, M. Rafik³, A. Cathignol³, G. Ribes³, D. Fleury³, K. Romanek¹, S. Pokrant¹, S. Jullian¹, P. Morin³, M. Aminpur², P. Gouraud³, C. Lavoron⁵, S. Zoll³, P. Garnier¹, F. Salvetti¹

¹NXP Semiconductors, ²Freescale, ³STMicroelectronics, 850 rue Jean-Monnet, F-38920 Crolles Cedex, France

⁴NXP Semiconductors, Research, Kapeldreef 75, B-3001 Leuven, Belgium

⁵CEA-LETI, 17 rue des Martyrs, F-38000 Grenoble, France

⁶Freescale Semiconductor Inc., 3501 Ed Bluestein Blvd., MD:K10 Austin, TX 78721, USA

Tel : +33-438-92-3318; E-mail : markus.muller@nxp.com

1. Introduction

Industrially viable metal gate / High-K solutions are urgently needed in order to assure the gate capacitor scaling in future CMOS technology nodes. Over the past years good progress has been made in both the material engineering and the integration of dual metal gate and High-K [1-4]. However, the choice of a gate-first compatible p-like gate electrode is still a big issue and few papers report on well adjusted PMOS threshold voltages (VT) [5-7]. The alternative Totally Silicided gate approach - very appealing on SiON - requires a dual silicide process on High-K to meet the work function (WF) targets adding thus substantial integration complexity [8-11]. A very pragmatic solution is the combination of a single N-like metal gate with a buried channel by B counterdoping (C-Dope) in the PMOS as it has been proposed in ref. [12] on PDSOI in a high performance perspective. In this paper, we will show that this option is also applicable for bulk CMOS LP applications reporting on excellent device, circuit and reliability results obtained on 300mm.

2. Device Fabrication and Morphology

Devices are fabricated in a CMOS flow on <100> substrates with (001) channel orientation. For the gate stack, a layer of 20Å (25Å) $Hf_xZr_{(1-x)}O_2$ has been deposited on a chemical oxide surface, capped by 10nm Ta_xC and 100nm poly-Si. After gate patterning - the nominal gate length is 40nm - nitride offset spacers are formed. After the LDD implantation, spacer formation and S/D implantation, a spike anneal was performed (Fig. 1). Devices have a tensile nitride contact etch stop layer. Fig. 2 shows the cross section of a 33nm-long device with a zoom on the gate stack.

3. Gate Stack and Device Characteristics

Fig. 3 shows the C-V curves of 100 μm^2 devices. For the NMOS we find 14.6 (14.9) Å CET_{inv} for $J_g = 0.12$ (0.07) A/cm² for the 20 (25) Å thin $Hf_xZr_{(1-x)}O_2$ (Fig 4). This corresponds to 9Å CET_{inv} reduction compared to a state-of-the-art poly-Si/SiON 45nm LP technology at equal gate leakage [13]. PMOS devices have 2.5Å higher CET_{inv} values due to the buried channel. Electron mobility is slightly better on the thinner oxide where the high effective field mobility is close to the universal curve (Fig. 5). The B counter-doping lowers the long channel VT from initially 0.8V to 0.1V for the strongest C-Dope recipe enabling to match the PMOS VT perfectly to the NMOS VT of 0.45V, while the VT dispersion stays well controlled over a wide range (Fig. 6 to 8). Static performances are competitive with best values $I_{on} = 755(780) / 305(295)$ $\mu A/\mu m$ for $I_{off} = 1nA/\mu m$ at $V_{dd}=1.1V$ for the 20Å (25Å) thin $Hf_xZr_{(1-x)}O_2$ on nominal N/PMOS and outperform the results of the 45nm LP poly-Si/SiON platform in ref. [13] thanks to the aggressive CET_{inv} scaling (Fig. 9 and 10).

4. SRAM Assessment and Reliability

For full assessment of our single metal $Ta_xC/Hf_xZr_{(1-x)}O_2$ approach, CMOS devices have been integrated into 0.499 μm^2 SRAM cells (cf. Fig. 11-14). The butterfly curves are symmetrical and the Static

Noise Margin (SNM) values reach 203 ± 19 mV at $V_{dd} = 1.1V$ for the thinner oxide. The Write Margins (WM) are good with 358 ± 54 mV on the same split. The standby and read currents are 14pA and 15 μA per cell respectively. The excellent SRAM results are reflected by low NMOS VT mismatch values: only 2.8mV. μm is observed for the 20Å $Hf_xZr_{(1-x)}O_2$, which can be attributed to both the metal gate and the aggressively scaled CET_{inv} (Fig. 15). Fig. 16 shows a comparison of the major device and SRAM characteristics with recent literature data. Our results are among the best SRAM data obtained with advanced gate stacks. The reliability of the $Ta_xC/Hf_xZr_{(1-x)}O_2$ stack is assessed via NBBI lifetime measurements and compared to TiN-gated references using the “on-the-fly-method” ($\Delta V_{Tmax}=50mV$, $T= 125^\circ C$) [14]. Fig. 17 shows that the use of the Ta_xC gate electrode results in a significant lifetime increase. Moreover, the 10 year lifetime criterion is easily met for both oxide thicknesses at $V_g = 1.1V$, targeted for LP applications. These results confirm the good BTI results of the $Ta_xC/Hf_xZr_{(1-x)}O_2$ stack reported in ref. [3]. TDDB measurements were carried out for both $Ta_xC / Hf_xZr_{(1-x)}O_2$ gate stacks using a 0.1% failure rate criterion on a 0.1cm² surface at 125°C. The extrapolation of the data points gives a maximum gate voltage corresponding to 10 years lifetime of 1.29V (1.06V) for the 25Å (20Å) thin $Hf_xZr_{(1-x)}O_2$ indicating that the reliability requirements can be met (Fig. 18).

5. Conclusion

In this paper, we have demonstrated the manufacturability of a cost-effective single metal Ta_xC on $Hf_xZr_{(1-x)}O_2$ CMOS bulk approach for future LP applications. The use of a buried channel - engineered by B counterdoping - enables perfectly symmetric VTs down to 30nm gate length and very competitive device results. Device dispersion is well controlled leading to excellent 0.499 μm^2 SRAM results with mean values of 203mV (358mV) SNM (WM) at $V_{dd} = 1.1V$. The choice of Ta_xC and $Hf_xZr_{(1-x)}O_2$ for the gate stack is justified by very low VT mismatch values and good reliability behaviour making this approach a valid candidate for future LP applications.

Acknowledgements

The authors would like to thank J. Schaeffer, B. Taylor, R. Hegde, A. Vandooren, J. Petry, C. Ravit, J. Hooker, F. Martin, and P. Mur for the helpful discussions. This research is partially supported by the European Commission's Information Society Technologies Programme, under PULLNANO project contract No. IST-026828.

References

- [1] J. Schaeffer et al., *IEDM*, p. 287, 2004; [2] S. Inumiya et al., *IEDM*, p. 28, 2005; [3] R. Hegde et al., *IEDM*, p. 39, 2005; [4] S. Samavedam et al., *IEDM*, p. 307, 2003; [5] P. F. Hsu et al., *VLSI*, p. 14, 2006; [6] S. C. Song et al., *VLSI*, p. 16, 2006; [7] K. Singanamalla et al., *IEDM*, p.43, 2006; [8/9] M. Müller et al., *IEDM*, p. 641, 2005 and *SSDM*, p. 1108, 2006; [10] A. Mondot et al., *ESSDERC*, p. 117, 2006; [11] T. Hoffmann et al., p. 2006 ; [12] W. J. Taylor et al., *IEDM*, p. 625, 2006 ; [13] E. Josse et al., *IEDM*, p. 693, 2006 ; [14] V. Huard et al., *IRPS*, p.733, 2006 ; [15/16] A. Vandooren et al., *SOI Conf. Proc.*, p. 221, 2005 and *IEDM*, p. 975, 2003; [17] H. Nakamura et al., *VLSI*, p. 198, 2006; [18] B. Doris et al., *VLSI*, p. 214. 2005.




Fig. 1: CMOS integration of the $\text{Ta}_x\text{C} / \text{Hf}_x\text{Zr}_{(1-x)}\text{O}_2$ gate stack with PMOS B counterdoping




Fig. 2 : TEM micrograph of a 33nm $\text{Ta}_x\text{C}/20\text{\AA} \text{Hf}_x\text{Zr}_{(1-x)}\text{O}_2$ device.




Fig. 4: Gate Leakage versus CET_{inv} .




Fig. 5: Effective electron long channel mobility.




Fig. 6: PMOS Threshold Voltage adjustment by B Counter-doping.




Fig. 8: Threshold Voltage dispersion for B-counterdoped PMOS devices (40nm)




Fig. 9: CMOS performance for $20\text{\AA} \text{Hf}_x\text{Zr}_{(1-x)}\text{O}_2$.




Fig. 10: CMOS performance for $25\text{\AA} \text{Hf}_x\text{Zr}_{(1-x)}\text{O}_2$.




Fig. 12: SRAM Static Noise Margin as a function of Vdd.




Fig. 13: SRAM Write Margin as a function of Vdd.




Fig. 14: SRAM standby and read currents as a function of Vdd.

Reference	This paper	[13]	[17]	[12]	[5]	[15]	[18]
N/P-Gate	Ta _x C	Ta _x C	poly	poly	TaC	TaC/MoN	TiN
Gate Oxide	20Å HfZrO _x	25Å HfZrO _x	SiON	HfSiON	HfZrO ₂	HfO ₂	HfO ₂
Specificities	tCESL	tCESL	tSTI, tCESL	stress by RTA+Laser	PDZOI, DSL	CESL	FDSOI
Vdd (V)	1.1	1.1	1.1	1.2	26.5	16/18*	20
CETinv (Å)	15/17	15/17	24/25.5	24/25.5	16/18*	16/18.5	20
Jg (A/cm ²)	0.13/0.04	0.07/0.01	0.1/-	0.05	0.1/0.008*	4/0.2	-
Lg (nm)	40	40	42	50	40	55	45
V _{tsat} (V)	0.43/0.40	0.33/0.40	-	0.35/0.35	0.15/0.5*	0.3/0.45	0.4/0.3
Ion (μA/μm)	755 / 305	780 / 295	630/ 320	640/340	1150 / 570	700/390	400/300*
Ioff (μA/μm)	1	1	1	0.2	1	0.2	1
SRAM size (μm ²)	0.499	0.499	0.37	-	0.64	-	0.53
SNM (mV)	203	169	180	180	190	-	275
WM (mV)	360	420	-	-	-	-	460
I _{read} (μA/cell)	14.7	17.3	-	-	80	-	10
I _{stby} (pA/cell)	13.7	13.8	-	-	-	-	543
A _{vt} NMOS (mV.μm)	2.8	4.2	3.4	-	-	-	2.9 [16]

* @ 1V * @ 1V

Fig. 16 : Comparison of device and SRAM results to recent publications.




Fig. 17: NBTI lifetime for Ta_xC and TiN gated devices w/ $\text{Hf}_x\text{Zr}_{(1-x)}\text{O}_2$ gate oxide.




Fig. 3: Capacitance curves of $10\mu\text{m} \times 10\mu\text{m}$ N- and PMOS devices ($20\text{\AA} \text{Hf}_x\text{Zr}_{(1-x)}\text{O}_2$).




Fig. 7: Threshold Voltage dispersion for B-counterdoped PMOS devices (220nm).




Fig. 11: Butterfly curves of $0.499\mu\text{m}^2$ SRAM cells ($L_g = 40\text{nm}$).




Fig. 15: Normalised NMOS VT mismatch.




Fig. 18: Time Dependent Dielectric Breakdown for Ta_xC on $\text{Hf}_x\text{Zr}_{(1-x)}\text{O}_2$.