# F-10-3

# **Contact Technology employing Nickel-Platinum Germanosilicide Alloys** for P-Channel FinFETs with Silicon-Germanium Source and Drain Stressors

Rinus Tek-Po Lee, Kian-Ming Tan, Andy Eu-Jin Lim, Tsung-Yang Liow, Xu-Chu Chen, Ming Zhu, Alvin Tian-Yi Koh,

Keat Mun Hoe\*\*, Shue-Yin Chow\*, Guo-Qiang Lo\*\*, Ganesh S. Samudra, Dong-Zhi Chi\* and Yee-Chia Yeo Silicon Nano Device Lab., Dept. of Electrical and Computer Engineering, National University of Singapore, 117576 Singapore

\*Agency for Science Technology and Research, Institute of Materials Research and Engineering, 117602 Singapore

\*\*Agency for Science Technology and Research, Institute of Microelectronics, 117685 Singapore

#### **1. INTRODUCTION**

Integration of lattice-mismatched SiGe S/D stressors for pchannel FinFETs has realized devices with enhanced drive currents [1], [2]. To reap the full benefits of channel strain engineering, it will be imperative to realize compatible low resistance S/D silicides on SiGe. This is especially crucial for FinFETs as the formation of narrow Si-fins with low series resistance is a primary integration challenge [3], [4]. Although nickel-germanosilicide (NiSiGe) is compatible with SiGe S/D technology, agglomeration has been observed to occur at low processing temperatures due to the enhanced out-diffusion and segregation of Ge in narrow linewidths [5]. This renders morphological instability of NiSiGe an important issue for aggressively-scaled CMOS technologies. Alloys of Ni(Pt)SiGe have been investigated to engineer a more robust NiSiGe film [6]. To date the integration of Ni(Pt)SiGe has been demonstrated only for planar device architectures with an undisclosed Pt concentration [5].

In this paper, we investigate the material and electrical characteristics of NiSiGe with Pt concentrations up to 20 atomic % (at. %), as determined by Rutherford backscattering. An optimum Pt concentration in NiSiGe with a suitably low sheet resistivity and Schottky-barrier height (SBH) was selected for integration in pchannel FinFETs. This work also reports the first integration of nickel platinum germanosilicides in strained p-channel FinFETs with SiGe S/D regions.

## 2. EXPERIMENTAL SET UP

10 nm thick Ni and Ni(Pt) alloy films with different Pt at. % (5, 10, and 20) were sputter deposited on dilute-HF cleaned epitaxially grown Si0.74Ge0.26 films on n-type Si(001) substrates for materials characterization. The samples were subjected to a two-step rapid thermal anneal (RTA) process (320 °C, 60s followed by 350-700 °C, 30s) in nitrogen. Selective metal removal was completed using a sulphuric-acid-hydrogen-peroxide solution, H<sub>2</sub>SO<sub>4</sub>:H<sub>2</sub>O<sub>2</sub> [4:1] at 120 °C for 60s.

### 3. RESULTS AND DISCUSSION

# A. Material Characterization

Sheet resistivity ( $\rho_{sheet}$ ) transformation curves in Fig 1(a) reveals that the addition of Pt increases  $\rho_{sheet}$  by about 16 % at 400°C independent of Pt concentration. The dramatic increase in p<sub>sheet</sub> for NiSiGe films at temperatures  $\geq 550^{\circ}$ C is attributed to Ge outdiffusion that leads to agglomeration. The onset of morphological instability occurs at 500°C for pure NiSiGe films (thickness~22nm), as indicated by the 44% degradation in  $\rho_{sheet}$  performance compared to NiSiGe films RTA at 400 °C [Fig. 1(b)]. On the other hand,  $\rho_{sheet}$ values for the Ni(Pt)SiGe systems remain relatively stable. Fig. 2 shows the current-voltage (I-V) characteristics of NiSiGe and Ni(Pt)SiGe Schottky diodes annealed at 450 °C. Well-behaved I-V characteristics were observed for all diodes [Fig. 2(a)] except for the diodes fabricated with Ni(Pt20%)SiGe, which exhibits a wide distribution in the reverse current [Fig. 2(b)]. We speculate that Ni(Pt)SiGe metal silicidation with Pt concentrations > 10 at. % induces electrically-active defects in the junctions [7]. SBHs of 0.678 eV, 0.769 eV, 0.811 eV, and 0.775 eV were extracted for diodes fabricated with NiSiGe, Ni(Pt5%)SiGe, Ni(Pt10%)SiGe, and Ni(Pt20%)SiGe, respectively, using a thermionic emission model

[Fig. 3]. It was found that Ni(Pt10%)SiGe possess the largest SBH of 0.81eV with an ideality factor (n) = 1.008. The increase in *n* for diodes with Ni(Pt20%)SiGe indicates an appreciable increase in the recombination currents. This observation supports our speculation that Ni(Pt)SiGe metal silicidation with Pt concentration >10 atomic % induces electrically-active defects in the junctions. By considering tradeoffs between  $\rho_{sheet}$  and SBH, we selected Ni(Pt10%)SiGe for subsequent material analysis and device integration in this work.

SIMS analysis shows a varying distribution of Pt within the bulk NiSiGe film with a minute amount at the NiSiGe-Si interface after 450 °C RTA [Fig. 4(a)]. This leads us to conclude that NiSiGe SBH modulation achieved with Pt addition is due to a change in intrinsic metal work function instead of Pt segregation at the interface. XRD analysis shows the presence of only a single phase of Ni(Pt)SiGe mono-germanosilicide at 450 °C, indicating 10 at. % Pt does not affect the phase formation kinetics of NiSiGe. By comparing plan-view SEM images for NiSiGe and Ni(Pt10%)SiGe films it becomes evident that 10 at. % Pt is sufficient to suppress agglomeration of NiSiGe films at elevated temperatures [Fig. 5]. Cross-sectional TEM in Fig. 6 confirms the superior morphological stability of Ni(Pt10%)SiGe at higher RTA temperatures. Severe grain boundary grooving resulting in voids can be found for NiSiGe films RTA at 700 °C. In contrast, a continuous void-free Ni(Pt10%)SiGe film is present after 700 °C RTA. The suppression of agglomeration with Pt addition is attributed to reduced grain boundary energies and the increase in surface and interface energies of Ni(Pt)SiGe films [8].

#### В. **Device** Characterization

We have integrated Ni(Pt10%)SiGe into a standard FinFET process flow [2] with selective epitaxy growth of SiGe S/D stressors [Fig. 7(a)-(c)]. A cross-sectional TEM image of a pchannel FinFET shows the successful formation of Ni(Pt10%)SiGe in the SiGe S/D regions [Fig. 8]. Fig. 9 shows the  $I_{DS}$ - $V_{GS}$ characteristics of two closely matched devices with similar Offcurrent, DIBL (0.03V/V), and subthreshold swing (90 mV/decade). FinFETs with Ni(Pt10%)SiGe S/D silicide shows 18% higher IDsat than FinFETs with NiSiGe S/D silicide [Fig. 10]. IDsat enhancement is attributed to the improved surface/interface morphology [Fig. 5 and 6] and reduced series resistance [Fig. 11].

# 4. SUMMARY

In summary, we explored the material and electrical characteristics of NiSiGe films with different Pt concentrations. A superior Ni(Pt)SiGe film with an optimized Pt concentration to provide suitably low  $\rho_{\text{sheet}}$  and SBH was engineered. In addition, the first demonstration of specifically engineered germanosilicides for p-channel FinFETs to address integration challenges for aggressively-scaled CMOS devices is presented.

#### References

- [1] P. Verheyen et al., VLSI Symp 2005, pp. 194.
- [1] I. Veneyen et al., VEN Symp 2005, pp.
  [2] K.M. Tan et al., SSDM 2006, pp. 166.
  [3] A. Dixit et al., ESSDERC 2005, pp. 445.
- [4] R.T.P. Lee *et al.*, *IEDM 2006*, pp. 851 [5] J. Strane et al., VLSI-TSA 2007, pp. 140.
- [6] M. Ozturk et al., IEDM 2003, pp.497.
- [7] D. Z. Chi *et al.*, *Appl. Phys. Lett.*, 2000, vol. 70, pp. 3385.
   [8] L.J. Jin *et al.*, *J. Appl. Phys.*, 2005, vol. 98, pp. 033520.



Fig. 1. (a)  $\rho_{sheet}$  transformation curves for NiSiGe with different Pt concentrations. (b) Typical psheet values for NiSiGe with different Pt concentrations annealed at 400 and 500 °C. Significant increase in psheet observed for pure NiSiGe films when annealed at 500 °C.

Intensity (arbitrary units)



Fig. 3. Extracted SBHs and n for different Pt concentrations in NiSiGe using the thermionic emission model. Increase in n was observed only for Ni(Pt20%)SiGe diodes.



10

10

10

10

10

10 10

Fig. 4. (a) SIMS depth profile for Ni(Pt10%)SiGe films annealed at 450 °C shows the distribution of Pt in the bulk silicide region. (b) XRD shows the presence of a single phase for Ni(Pt10%)SiGe films annealed at 450 °C.

Channel Implant



Fig. 2. I-V characteristics for Schottky diodes formed on epitaxially grown Si<sub>0.74</sub>Ge<sub>0.26</sub> on n-Si(001) substrates annealed at 450 °C. (a) Typical I-V curves for NiSiGe, Ni(Pt5%)SiGe and Ni(Pt10%)SiGe diodes. (b) I-V curves for Ni(Pt20%)SiGe diodes show a wide distribution of reverse currents.



(a) severe (b) grooving NiSiGe SiGe Epoxy continuous film Epoxy SiGe NiSiGe voids Si Ni(Pt10%)SiGe Si

Fig. 6. TEM images for films annealed at 700 °C. (a) NiSiGe films reveal severe grain boundary grooving and the formation of voids. (b) Addition of 10 at. % of Pt suppresses film agglomeration and the formation of voids. Grain size is ~100-150 nm. Note: Each TEM image has two film samples by using epoxy to adhere two film surfaces together during TEM sample preparation.



Fig. 9.  $I_{DS}$ - $V_{GS}$  characteristics of FinFETs with NiSiGe and Ni(Pt10%)SiGe exhibits similar OFF-current, DIBL and subthreshold swing. This indicates that Pt addition does not have a detrimental impact on the device subthreshold characteristics.



of FinFETs with SiGe S/D stressors. (b)-(c) Tilt-SEM images showing a FinFET with SiGe (~60nm) stressors grown selectively on the S/D regions.



Fig. 10.  $I_{DS}$ - $V_{DS}$  characteristics of FinFETs with Ni(Pt10%)SiGe S/D silicide exhibits a 18% saturation drive current enhancement compared to FinFETs with NiSiGe S/D silicide. This is attributed to lower series resistance and improved film morphology.





Fig. 8. TEM image of a FinFET with 150 nm poly-Si gate and Ni(Pt)SiGe S/D silicide. Note: FIB cut was along the A-A' plane, which overestimates the  $L_G$  [Fig. 7(b)]



Fig. 11. Extraction of series resistance by examining the asymptotic behavior of total resistance at large gate bias. FinFETs with Ni(Pt10%)SiGe S/D silicide have a lower R<sub>TOT</sub> compared to FinFETs with NiSiGe S/D silicide attributed to the lower SBH of Ni(Pt10%)SiGe.