# TiN Gate Work Function Control Using Nitrogen Gas Flow Ratio and RTA-Temperature

Y. X. Liu<sup>1</sup>, T. Hayashida<sup>2</sup>, T. Matsukawa<sup>1</sup>, K. Endo<sup>1</sup>, M. Masahara<sup>1</sup>, S. O'uchi<sup>1</sup>, K. Sakamoto<sup>1</sup>,

K. Ishii<sup>1</sup>, J. Tsukada<sup>1</sup>, Y. Ishikawa<sup>1</sup>, H. Yamauchi<sup>1</sup>, A. Ogura<sup>2</sup> and E. Suzuki<sup>1</sup>

<sup>1</sup>National Institute of Advanced Industrial Science and Technology (AIST)

Tsukuba Central 2, 1-1-1 Umezono, Tsukuba-shi, Ibaraki 305-8568, Japan, Tel: +81-29-861-3417, E-mail: <u>yx-liu@aist.go.jp</u>

<sup>2</sup>School of Science and Technology, Meiji University, 1-1-1 Higashimita, Tama-ku, Kawasaki, Kanagawa 214-8571, Japan

## 1. Introduction

Metal gate work function control is the most important issue to set a correct threshold voltage (V<sub>th</sub>) for lightly doped channel MOSFETs such as FinFETs. In the past few years, as one of the promising metal gate materials, the sputtered titanium nitride (TiN) has widely been studied for planar CMOS devices [1-3] and non-planar FinFETs [4, 5] due to its high purity. However, there have been no systematical studies regarding the sputtered TiN gate work function ( $\phi_{TiN}$ ) control by using nitrogen gas flow ratio ( $R_N =$  $N_2/(N_2+Ar)$ ) in the sputtering and RTA-temperature ( $T_R$ ).

In this paper, the  $R_N$  and  $T_R$  dependence of the  $\phi_{TIN}$  and its impact on the device performance are systematically investigated by fabricating sputtered TiN gate MOS capacitors and MOSFETs.

## 2. RTA-temperature dependence of TiN gate work function

A series of MOS capacitors with different gate oxide thicknesses  $(t_{ox})$  and different TiN gates deposited by changing  $R_N$  were fabricated to investigate the  $\phi_{TIN}$ . The sputtering pressure was kept 1 Pa [4]. RTA at different temperatures was performed for 2 s. Then, the  $\phi_{\text{TIN}}$ 's at different T<sub>R</sub>'s are extracted from the flat band voltage  $(V_{FB})$  versus CET plots as shown in Fig. 1. The obtained  $\phi_{IIN}$  and fixed charge density  $(N_f)$  for  $R_N = 17$  and 83 % are summarized in Fig. 2. It can be seen that the higher  $R_N$  offers the lower  $\phi_{TIN}$  due to the higher nitrogen concentration in the TiN [3]. Furthermore, it is noteworthy that the  $\phi_{TIN}$  markedly decreases with increasing T<sub>R</sub>. To explore the origin of the  $\phi_{\text{TiN}}$  lowering, nitrogen profiles in the gate oxide layers before and after RTA were measured by using the backside SIMS analysis as shown in Fig. 3. It is clearly noted that the nitrogen atoms are piled up in the gate oxide layer near the Si substrate during the RTA process. Since such piled nitrogen atoms must be diffused from the TiN layer at the vicinity of gate oxide, nitrogen lack should occur at the TiN close to the gate oxide. Thus, it is considered that the  $\phi_{\text{TiN}}$  after RTA approaches to that of titanium (Ti) with a lower work function of  $\phi_{Ti} = 4.14 \text{ eV} [4]$ .

## 3. TiN gate MOSFET fabrication

TiN gate MOSFETs were fabricated by using conventional gate-last fabrication processes. At first, heavily doped  $n^+$  source-drain regions were formed by ion implantation. After the 4-nm-thick gate oxide formation, the 50-nm-thick TiN film was deposited by changing the  $R_N$  from 8.3 to 100 % at pressure of 1 Pa [4]. TiN gates were made by photolithography and wet etching with an APM solution (NH<sub>4</sub>OH : H<sub>2</sub>O<sub>2</sub> : H<sub>2</sub>O = 1 : 2 : 5) at 60 °C. Then, a 100-nm-thick CVD SiO<sub>2</sub> layer was deposited on the wafers. For some wafers, RTA was performed at different  $T_R$ 's and with the same time of 2 seconds. Finally, contact holes and aluminum electrodes were formed, and all wafers were sintered in a forming gas ambient at 450 °C for 30 min.

#### 4. R<sub>N</sub> and T<sub>R</sub> dependence of device performance

The  $I_d$ - $V_g$  characteristics of the fabricated MOSFETs with as-deposited (without RTA) TiN gates under the conditions of  $R_N =$ 17 and 83 % are shown in Fig. 4. It is obvious that, in the case of  $R_N = 83$  %, the gate voltage at which the drain current begins to flow is smaller than that for  $R_N = 17$  %. This implies that the  $\phi_{TIN}$ for  $R_N = 83$  % is lower than that for  $R_N = 17$  % as predicted from the results shown in Fig. 2. However, the S-slope deteriorates from 87 to 120 mV/decade with increasing  $R_N$  from 17 to 83 %. Figure 5 summarizes the measured device parameters and interface trap density  $(D_{it})$  for the samples with different  $R_N$ 's from 8.3 to 100 %. It is clear from Fig. 5 that the S-slope, gate leakage current  $(I_p)$  and transconductance  $(g_m)$  degrade with increasing  $R_N$  more than 50 %, which should be resulted from the D<sub>it</sub> increment as shown in Fig. 5(b). Considering the above results and abrupt increase in  $I_g$  in the case of  $R_N = 8.3$  % as shown in Fig. 5(b), the optimum  $R_N$  range should be 17 - 50 %.

Figure 6 shows the  $T_R$  dependence of the  $I_d$ - $V_g$  and  $I_g$ - $V_g$  characteristics of the fabricated MOSFETs with the same TiN gate deposited at  $R_N = 17$  %. It is noted that the  $I_d$ - $V_g$  curve shifts to the negative direction by 0.32 V with increasing  $T_R$  from room temperature to 840 °C, while the S-slope is maintained to be 87 mV/decade without the  $I_g$  increment. The  $T_R$  dependence on the  $V_{th}$  and  $g_m$  of the MOSFETs with different gate lengths from 3 to 15  $\mu$ m are summarized in Fig. 7. It is noteworthy that the  $V_{th}$  decreases with increasing  $T_R$ , while the  $g_m$  keeps almost a constant value at whole  $T_R$  range. This indicates that the  $V_{th}$  can be controlled by proper setting of the  $T_R$ , which is further supported from the  $T_R$ -independent electron mobility ( $\mu_{eff}$ ) data as shown in Fig. 8.

### 5. Conclusion

The dependence of the sputtered TiN gate work function ( $\phi_{IIN}$ ) and device characteristics on the nitrogen gas flow ration ( $R_N$ ) in the sputtering and the RTA-temperature ( $T_R$ ) has been systematically investigated by fabricating MOS capacitors and MOSFETs. It was experimentally found that the optimal  $R_N$  range is 17-50 %, and the  $\phi_{IIN}$  markedly decreases with increasing  $T_R$  owing to the nitrogen diffusion out from the TiN in the RTA process. These results show that the  $\phi_{IIN}$  can be controlled by the sputtering and RTA conditions, and are very useful for setting the proper threshold voltage ( $V_{th}$ ) for lightly doped channel devices such as a FinFET.

#### References

- [1] H. Yang, et al., IEDM Tech. Dig. 459 (1997).
- [2] B. Maiti, et al., IEDM Tech. Dig. 781 (1998).
- [3] H. Wakabayashi, et al., IEDM Tech. Dig. 253 (1999).
- [4] Y. X. Liu et al., IEEE Trans. Nanotechnology, vol.5, no. 6, 723 (2006).
- [5] Y. X. Liu et al., IEDM Tech. Dig. 989 (2006).



Fig. 1. Flat band voltage ( $V_{FB}$ ) as a function of

with the RTA-temperature as a parameter.

CET for the fabricated TiN gate MOS capacitors



Fig. 2. RTA-temperature  $(T_R)$  dependence of the TiN work function  $(\varphi_{TiN})$  and fixed charge density  $(N_f)$ .



Fig. 3. Nitrogen profiles in the gate oxide layers before and after RTA obtained backside SIMS analysis.



Fig. 4.  $I_{d}$ - $V_{g}$  characteristics of the fabricated planar MOSFETs with sputtered TiN gates deposited at different  $R_{N}$ 's of 17 and 83 %.



Fig. 5.  $R_N$  dependence on (a) the S-slope &  $g_{m}$ , and (b) the gate leakage current ( $I_g$ ) & interface trap density ( $D_{it}$ ) of the fabricated MOSFETs with different gate lengths from 3 to 15  $\mu$ m. S-slope degradation and  $D_{it}$  increment are observed with increasing  $R_N$  more than 50 %.



1200 140 1.2 Ψ T=R.T.  $=10 \,\mathrm{mm}$ 3 mm 120 1000 1  $L_g = 15 \,\mathrm{mm}$ T=680 °C  $=5 \,\mathrm{mm}$ Г=840°С 100  $\mu_{\rm eff}\,[cm^2/Vsec]$ =4 nm800 0.8[ \ ]  $R_{N} = 17 \%$ n QC 80 Sri ] 600 0.6 끉 0.38 > 60 400 0.4  $L_g = 15 \ \mu m$ 40  $t_{ox} = 4 \text{ nm}$ 0.2 200  $R_{N} = 17 \%$ 20 0 0 0 R. T. 600 700 800 900 1000 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 E<sub>eff</sub> [ MV/cm ] RTA-Temperature [°C]

Fig. 6.  $I_d$ - $V_g$  and  $I_g$ - $V_g$  characteristics of the fabricated MOSFETs annealed at different  $T_R$ . The  $I_d$ - $V_g$  curve shifts to the negative direction with increasing  $T_R$ .



Fig. 8. Effective electron mobility  $(\mu_{eff})$  as a function of electrical field  $(E_{eff})$  with the  $T_R$  as a parameter. No  $\mu_{eff}$  degradation is observed after RTA process at different  $T_R$ 's.