

Effects of hot carriers on DC and RF performances of deep submicron PMOSFET for low-power and high frequency applications

P-3-16

Mao-Chyuan Tang¹, Yean-Kuen Fang¹, David Chen², C S Yeh² and S C Chien²

1. VLSI Technology Laboratory, Institute of Microelectronics, Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan
Tel: 886-6-2080398, Fax: 886-6-2345482, E-mail: ykfang@eembox.ee.ncku.edu.tw
2. Central R & D Division, United Microelectronics Corp. Tainan, Taiwan.

1. Introductions

Generally, the cutoff frequency f_t and maximum oscillation frequency f_{max} are the figure of merit (FOM) for RF performances of CMOS devices. They reach the range of hundred GHz as the gate lengths of CMOS devices scale down to the deep submicron region, and make them to be attractive and as the best choice for low-power and high-frequency applications. However, as the gate length keeps scaling, the unchanged power supply will cause high lateral field and thus the creations of hot carriers. These hot carriers will result in the damages, comprising of interfaces and oxide traps, near the drain side and thus degrading both the DC and RF performances [1][2]. In the past, many researches paid more attentions on NMOS since it has more serious hot carriers effects than PMOS. However, the influences of hot holes arise fast as the gate length of PMOS reach deep submicron region. Hence, in this work, we investigate the effects of hot holes in detail on deep submicron PMOS.

Three bias stresses were used to investigate the hot carriers effects, i.e., stress V_g equaling to stress V_d , peak substrate current I_b , and stress V_g around threshold voltage V_t [3]. After constant voltage stressing, not only DC but also RF parameters will be degraded due to the induced damages near the drain side. The worst case among these three mechanisms will be discussed in this paper.

2. Experiments

65 nm PMOS devices with gate length of 0.06 μm were picked up to investigate the hot carriers effects. To save the area of test-keys, the DUTs (devices-under-test) were laid with the pad structures of in-line GSSG (Grounding-Signal-Signal-Grounding), which is suitable especially for RF automatic measurement, RF automatic measurements by semi-auto RF testing system (Cascade S-300 with Agilent PNA and 4156C) with the proprietary ICCAP control program were used to save human load and measurement time [4]. Three dies were measured and averaged to get the accurate results. Gate and drain were connected to top and bottom signal pad, respectively; whereas source and substrate together to ground pad. For peak I_b mechanism, since I_b could not be measured for the GSSG pad structure, stress V_g equaling to half of stress V_d was selected and it was believed to have the similar results as that of peak I_b . Various stress time, 40 min, 80 min and 120 min were used. After stressing, DC and RF measurements were implemented immediately without probes lifts to keep the same contact resistances and from recovery effect.

Scattering parameters (S- parameters) were measured under 2.5 GHz and converted to common RF parameters by Kwon's model [5]. Two dummy patterns, OPEN and SHORT, were used for accurate de-embedding. Methods of LRRM (Line-Reflect-Reflect-Match) were used for accurate calibrations.

3. Results and Discussions

Figure 1 shows the drain current I_d versus gate voltage V_g before and after various stress time for the case of stress $V_g =$

stress $V_d = 1.8$ V. It can be seen that the degradation caused from the hot carriers increases as stress time increases. The threshold voltage V_t is enhanced after stressing and thus resulting in the degradation of transconductance G_m as shown in Fig. 2. It should be noted that the maximum degradation of G_m occurs near half of V_{cc} and this region is the usual operation region for analog circuits. Since the cutoff frequency f_t and maximum oscillation frequency f_{max} are both dependent on G_m , Figs. 3 and 4 show the degradations of f_t and f_{max} with the same trend. These relations of f_t and f_{max} to G_m can be seen in Figs. 5 to 6. As stress time increases, the slopes of f_t to f_{max} to G_m show very little decrease, and it means the denominators of equations (1) and (2) keep little increase or unchanged after stressing.

$$f_T = \frac{g_m}{2\pi(C_{gd} + C_{gs})} \approx \frac{g_m}{2\pi C_{gs}} \quad (1)$$

$$f_{max} = \frac{f_T}{2\sqrt{g_{ds}R_{in} + 2\pi f_T R_G C_{gd}}} \quad (2)$$

To investigate the worst case among the three common stress mechanisms, Fig. 7 shows the I_d degradation versus stress time as the function of mechanism. It is obvious that the mechanism of stress V_g equaling to stress V_d is the worst case. In previous CMOS technology, the worst case is usually the peak I_b ; however, it has been changed to that of stress $V_g =$ stress V_d as the process technology advance to sub-micron region. Figs. 8 to 10 show the similar results for G_m , f_t and f_{max} . In addition, the degradation decreases as the stress time increases. This means the most damages were caused in early stress and would reach the saturations after many stresses.

The stress voltage effect on the I_d , G_m and f_t degradation are shown in Figs. 11 to 13, respectively. As stress voltage increases, there is little increase for the degradation slope. It may cause from not only hot carriers effects but also oxide soft breakdown. Since f_t is the FOM of RF devices, not only the degradation limit of I_d but also that of f_t can be extrapolated to decide the lifetime.

4. Conclusions

Hot carriers effects in deep submicron PMOS with in-line GSSG pad structure for saving test-key area and measurement time have been studied in detail, and found not only DC but also RF parameters are degraded seriously. Besides, we observed the stress condition for the worst degradation is changed to $V_g = V_d$, which is different to the conventional $V_g = 1/2 V_d$.

This work was supported by UMC Modeling team and National Science Council under Contracts NSC95-2215-E-006-415.

References

- [1]. L. Pantisano Yue, *et. al*, *IEDM* pp181-184, 2003.
- [2]. M. J. Deen, *et. al*, "CMOS RF Modeling, Characterization and Applications," World Scientific, Singapore, 2002.
- [3]. E. Li, *et. al*, *IEEE TED*, vol.48, no.4, pp671-678, 2001.
- [4]. D. Chen, *et. al*, *ICMTS*, pp243-247, 2007.
- [5]. I. Kwon, *et. al*, *IEEE MTT*, vol.50, no.6, pp1503-1509, 2002.




Fig.1 I_d - V_g curve before and after various DC stress duration.




Fig.2 G_m - V_g curve before and after various DC stress duration. G_m degradations occur around $V_g = 0.5V_{cc}$.




Fig.3 F_t - V_g curve before and after various DC stress duration. F_t degradation is dependent strongly on that of G_m .




Fig.4 F_{max} - V_g curve before and after various DC stress duration.




Fig.5 F_t - G_m curve before and after various DC stress duration. The very little slope decrease means that the gate capacitance keeps unchanged after stress.




Fig.6 F_{max} - G_m curve before and after various DC stress duration.




Fig.7 I_d degradation after various DC stress duration. Stressed $V_d=1.8V$




Fig.8 G_m degradation after various DC stress duration. Stressed $V_d=1.8V$




Fig.9 F_t degradation after various DC stress duration. Stressed $V_d=1.8V$




Fig.10 F_{max} degradation after various DC stress duration. Stressed $V_d=1.8V$




Fig.11 I_d degradation for various DC stressed V_d . Stressed duration is 40 min.




Fig.12 G_m degradation for various DC stressed V_d . Stressed duration is 40 min.




Fig.13 F_t degradation for various DC stressed V_d . Stressed duration is 40 min.