Analysis of Temperature Effects on the High-Frequency Characteristics of RF LDMOS Transistors

Hsin-Hui Hu¹, Kun-Ming Chen², Guo-Wei Huang², Chun-Yen Chang¹, Yii-Chian Lu³, Yu-Chi Yang³ and Eric Cheng³

¹Department of Electronics Engineering, National Chiao Tung University 1001 Ta Hsueh Road, Hsinchu 300, Taiwan ²National Nano Device Laboratories No.26, Prosperity Road I, Hsinchu 300, Taiwan Phone: +886-3-5726100 E-mail: kmchen@mail.ndl.org.tw ³ United Microelectronics Corporation

1. Introduction

LDMOS transistor technology has played a predominant role in wireless base-station applications for frequencies ranging from 450 MHz to 2.7 GHz, due to its advantages in performance, cost, reliability, and power capability [1]. For high power applications, temperature is an important issue. Several researchers have investigated the influence of temperature on the reliability and dc performance of LDMOS transistors [2-4]. However, the temperature effects on the high-frequency characteristics of LDMOS were seldom addressed. In this paper, the high-frequency characteristics of LDMOS with different layout structures are studied at various temperatures. Some electrical parameters have been extracted to describe the temperature behavior of transistors.

2. Experiments

The device structure of the RF LDMOS used in this work is shown in Fig. 1. The gate oxide thickness was 13.5 nm. We developed two types of layout structures, fishbone and ring, with the same total channel width 360µm (see Fig. 2). For fishbone structure, each cell had 6 fingers with finger width $L_{\rm F}$ =10µm. For ring structure, the width of each ring was 4×10µm.

3. Results and Discussion

DC characteristics of the LDMOS with different layout structures at -25°C and 50°C are compared in Fig. 3. At low gate voltages (V_{GS} <1V), the transconductance (g_m) and drain current at 50°C are higher than that at -25°C due to the reduction of threshold voltage. At high gate voltages, because the channel mobility decreases with increasing temperature, the g_m and drain current at 50°C become lower than that at -25°C. Fig. 4 shows the extracted drain-source on-resistance (R_{ON}) plotted against the temperature at V_{GS} =2 V. The R_{ON} is lower in the ring structure and increases with increasing temperature due to the reduction of carrier mobility in the channel and drift regions.

The cutoff frequency $(f_{\rm T})$ and maximum oscillation frequency $(f_{\rm max})$ versus the gate voltage for LDMOS with different layout structures at various temperatures are shown in Fig. 5. Both $f_{\rm T}$ and $f_{\rm max}$ decrease with increasing temperature. The degradations of $f_{\rm T}$ and $f_{\rm max}$ are attributed to the lower intrinsic transconductance as shown in Fig. 6. The variation of both $f_{\rm T}$ and intrinsic $g_{\rm m}$ are 22% approximately at $V_{\rm GS}$ =2V, as temperature changes from -25°C to 50°C. Because the temperature dependence of $f_{\rm max}$ is also affected by the drain resistance ($R_{\rm d}$) and drain-substrate junction capacitance ($C_{\rm jdb}$), the variation of $f_{\rm max}$ is 18% approximately. It should be noted that the $f_{\rm T}$ and $g_{\rm m}$ have a zero-temperature-coefficient bias point near $V_{\rm GS}$ =1V. The zero-temperature-coefficients of both the effective mobility and threshold voltage [3].

Figure 7 shows the measured S-parameters of the fishbone and ring structures at various temperatures. The transistors were measured at V_{GS}=2V and drain voltage $V_{\rm DS}$ =28V for the maximum value of $f_{\rm T}$. As shown in Fig. 7, the deviation of S11 is not obvious with temperature. It suggests that the input impedance is affected by temperature slightly. The S12 has minor change at low frequency. However, the kink phenomenon in S12 will occur at high temperatures, making obvious deviation of S12 with temperature as the frequency is higher than the kink point. Because the $g_{\rm m}$ decreases with increasing temperature, both S21 and S22 changes significantly. It is interesting that the temperature-induced variation of S22 in the ring structure is lower than that in the fishbone structure. The extracted $R_{\rm d}$ and C_{idb} of the ring structure are 7.8 Ω and 149fF, respectively, which are lower than that of the fishbone structure (The extracted R_d and C_{jdb} are 18 Ω and 244fF, respectively) [5]. This is a possible reason for the lower S22 variation of ring structure with different temperatures.

4. Conclusions

The temperature effects on the high-frequency characteristics of RF LDMOS transistors are investigated. The degradations of $f_{\rm T}$ and $f_{\rm max}$ at high temperatures are due to the reduction of transconductance. In addition, the temperature dependence of $f_{\rm max}$ will also be affected by the drain resistance and drain-substrate junction capacitance. The S-parameters at various temperatures are also discussed. Because the LDMOS transistors with ring structure have lower drain resistance and drain-substrate junction capacitance, the variation of S22 with temperature is smaller than that of fishbone structure.

References

[1] A. Wood et al., IEDM Tech. Dig. (1996) 87.

- [2] M. A. Belaid et al., Microelectronics Journal 38 (2007) 164.
- [3] G.M. Dolny et al., IEEE Trans. Electron Devices **39** (1992) 990.
- [4] Z. Radivojevic et al., Microelectron. Reliab. 44 (2004) 164.
- [5] H.H. Hu et al., Jpn. J. Appl. Phys. 46 (2007) 2032.



Fig. 1. Cross-section of an LDMOS transistor.



Fig. 2. LDMOS layout structures: (a) fishbone. (b) ring.



Fig. 3. Drain current versus gate voltage for LDMOS transistors with different structures and different temperatures.



Fig. 4. R_{ON} versus temperature for different layout structures.



Fig. 5. Cut-off frequency and maximum oscillation frequency versus gate voltage at various temperatures.



Fig. 6. Extracted intrinsic transconductance versus gate voltage at various temperatures.



Fig. 7. Measured *S*-parameters of transistors with (a) fishbone and (b) ring structures from 0.1GHz to 20 GHz.