# Evaluation of Threshold-Voltage Variation in Silicon on Thin BOX (SOTB) CMOS and Its Impact on Decreasing Standby Leakage Current

N. Sugii<sup>1</sup>, R. Tsuchiya<sup>1</sup>, T. Ishigaki<sup>1</sup>, Y. Morita<sup>1</sup>, H. Yoshimoto<sup>1</sup>, T. Iwamatsu<sup>2</sup>, H. Oda<sup>2</sup>, Y. Inoue<sup>2</sup>, T. Hiramoto<sup>3</sup>, and S. Kimura<sup>1</sup>

<sup>1</sup>Central Research Laboratory, Hitachi, Ltd., 1-280 Higashi-koigakubo, Kokubunji-shi, Tokyo 185-8601, Japan Phone: +81-42-323-1111 E-mail: nobuyuki.sugii.df@hitachi.com

<sup>2</sup>Renesas Technology Corp., 4-1 Mizuhara, Itami-shi, Hyogo 664-0005, Japan

<sup>3</sup>Institute of Industrial Science, Univ. of Tokyo, 4-6-1 Komaba, Meguro-ku, Tokyo 153-8505, Japan

## 1. Introduction

Increasing power consumption is a serious problem in the current scaled CMOS because the supply voltage does not scale down proportionally and the standby leakage current increases. The major cause of this problem is widely recognized to be increasing threshold-voltage  $(V_{\rm th})$  variation.

We proposed a new FDSOI structure (Fig. 1) named Silicon on Thin BOX (SOTB) [1], which can be controlled by the back-gate bias, and have shown that it has a small  $V_{\rm th}$  variation about half that of the conventional bulk CMOS [2]. In this study, we systematically investigated the  $V_{\rm th}$  variation of SOTB and estimated the effect of a small  $V_{\rm th}$  variation on decreasing the leakage current.

## 2. Electrical Characterization of Devices

SOTB devices were fabricated by a process based on the 65-nm low-power CMOS flow combined with additional raised source/drain and fully silicided (FUSI) gate processes. Details were described elsewhere [2, 3].

 $V_{\rm th}$  values were determined from  $I_{\rm d}$ - $V_{\rm gs}$  characteristics at various gate lengths ( $L_{\rm g}$ ) and widths ( $W_{\rm g}$ ) within a wafer. We used the saturation extrapolation method at  $V_{\rm ds} = 1.2$  V in most cases. A typical cumulative probability plot of  $V_{\rm th}$ values is shown in Fig. 2. Note that  $\sigma V_{\rm th}$  for PMOS is always smaller than that for NMOS, that is, the slope of the plot is steeper with the same gate size and  $|V_{\rm th}|$ , as pointed out for the conventional bulk CMOS in [4]. The number of sampling points was restricted to less than 40 in a wafer, and thus we performed the D'Agostino-Pearson test [5] to confirm the normality of distribution. Results are shown in Table I. We can conclude that the distribution could be normal because K<sup>2</sup> values are less than the critical value of 5.99.

Pelgrom plots for the NMOS of different gate materials and halo implant are shown in Fig. 3. The slope of the plot, namely, the Pelgrom coefficient  $A_{\rm Vt}$ , is an indicator of  $V_{\rm th}$  variation. The  $A_{\rm Vt}$  values are summarized in Table II. The values for bulk devices are shown based on the result in [4] assuming the same capacitance equivalent oxide thickness ( $T_{\rm ox-inv}$ ) and  $V_{\rm th}$ . The  $A_{\rm Vt}$  value for SOTB with



Fig. 1 Schematic cross-section of SOTB transistor. Features: (i) Small  $\sigma V_{th}$  due to low  $N_{SOF}$ , (ii) Excellent short-channel-effect immunity due to thin SOI and BOX, (iii) Back-gate bias control capable of trimming  $V_{th}$  and performance boosting. (iv) I/O bulk transistors can be integrated.

halo implant and poly-Si gate was higher than that of the bulk, although the same process as the bulk was used. This might be because the halo implant significantly increased the statistical variation of impurity due to the confinement of the halo implant within a thin SOI layer (10-15 nm). Thus, we concluded that the halo implantation is harmful to the variability in SOTB. Unlike the bulk, SOTB can effectively suppress the short-channel effect without the halo implantation because of both ultrathin SOI and BOX layers [2]. This leads to a significant decrease in  $A_{Vt}$ . By using the FUSI metal gate, the value further decreased to half that of the bulk. Decreasing  $T_{\text{ox-inv}}$  by 0.4 nm due to suppressing gate depletion and the absence of the poly-grain effect might contribute to decreasing  $A_{\rm vt.}$   $\sigma(V_{\rm th}^{\rm F} - V_{\rm th}^{\rm R})$  values are shown in Fig. 4 for the same samples as in Fig. 3. These values, obtained by exchanging source and drain [6], are indices of local (mainly statistical) variation. The result strongly suggests there is a significant decrease in local variation in



Fig. 2 Cumulative probability plot of  $V_{\rm th}$  for N and PMOS.

Table IResults of D'Agostino-Pearson test

	NMOS	PMOS	
average $V_{\text{th}}(V)$	0.535	-0.539	
$\sigma V_{\rm th} ({\rm mV})$	22.4	20.0	
$K^2$	0.859	0 384	







Fig. 4 Pelgrom plot  $(\sigma(V_{th}^{F}-V_{th}^{R})/\sqrt{2})$ : indicator of local variation) for same samples as in Fig. 3.

Table II  $A_{\rm Vt}$  values for various structures

structure	gate	halo	$A_{\rm Vt}$ (N)	$A_{\rm Vt}({\rm P})$
SOTB	Poly-Si	yes	4.8	4.5
SOTB	Poly-Si	no	2.8	3.6+, 2.5#
SOTB	FUSI	no	1.8	1.5
Bulk*	Poly-Si	yes	3.6	2.2

\*Assuming  $T_{\text{ox-inv}}$ =2.7 nm and  $V_{\text{th}}$ =0.5 V

<sup>+</sup> Due to short-channel effect, <sup>#</sup> Linear condition ( $V_{ds}$ =-0.05 V)

# the FUSI SOTB.

Dependence of  $\sigma V_{th}$  on drain voltage  $(V_{ds})$  is shown in Fig. 5. The  $V_{th}$  values were determined by the constant current (10<sup>-9</sup> A/µm) method. It is notable that the dependence of  $\sigma V_{th}$  for the FUSI device was very weak because the short-channel effect was well suppressed. For the  $\sigma(V_{th}^{F} - V_{th}^{R})$  values, there was a strong  $V_{ds}$  dependence especially for the halo device. This is because of strong channel-length modulation caused by  $V_{ds}$  at about  $V_{gs} = V_{th}$  that is, reduced channel length increases statistical variation just like decreasing  $L_g$ . The above results strongly suggest that using low-dose channel and not using halo is essential to decrease local variation. The SOTB is thought to be one of the ideal structures in terms of small variability.

![](_page_1_Figure_6.jpeg)

Fig. 5 Dependence of drain voltage  $(V_{ds})$  on  $\sigma V_{th}$  for SOTB NMOS.  $\sigma(V_{th}^{F} - V_{th}^{R})/\sqrt{2}$  is shown.

# 3. Estimation of Leakage current

Increasing  $\sigma V_{\rm th}$  causes marked increase in leakage current of an LSI chip because it can contain a significant number of leaky transistors with an increasing number of transistors in a chip. Here we demonstrate a reduction in leakage current summing for a large number of transistors taking  $\sigma V_{\rm th}$  into account. The currents for the bulk and SOTB were compared. The conditions for the calculation are listed in Table III, assuming a SRAM chip fabricated by a 65-nm technology.  $I_{\text{off}}$  versus  $\Delta V_{\text{th}}$  is shown in Fig. 6 (a). When decreasing  $V_{\rm th}$  from the typical value,  $I_{\rm off}$  increases due to subthreshold leakage. On the other hand, Ioff also increases with increasing  $V_{\text{th}}$  because of gate-induced drain leakage (GIDL). A  $V_{\text{th}}$  probability plot is shown in Fig. 6 (b).  $\sigma V_{\text{th}}$  of SOTB is half that of the bulk with the same device size. The expected value of  $I_{\text{off}}$ ,  $P \times I_{\text{off}}$ , for each  $V_{\text{th}}$  is plotted in Fig. 6 (c). (c). The integration of the hatched (painted) area corresponds to the summed leakage current. For one million transistors, these values are 54.7 and 28.2  $\mu$ A for the bulk and SOTB, respectively. This result indicates that reducing  $\sigma V_{\text{th}}$  by half has an impact of reducing leakage current by half for chips fabricated by the 65-nm technology. This effect continues to be enhanced with scaling (1/3 for 45 nm with half  $\sigma V_{\text{th}}$ ).

## 4. Conclusion

 $V_{\rm th}$  variation of SOTB was studied. The low impurity

concentration in the SOI layer without the halo implant is essential for maintaining small variability due to the reduced statistical variability component. The value of  $\sigma V_{\rm th}$  for SOTB is half that for the bulk. This corresponds to a reduction in the off-state leakage current of less than half.

## Acknowledgements

The authors would like to thank the staff at Renesas Technology and the Hitachi Central Research Laboratory (HCRL) for fabricating the devices. We would also like to thank K. Torii and T. Onai of HCRL, and M. Odaka and K. Kasai of the Hitachi R&D group for their encouragement. This work was partly supported by the Ministry of Education, Culture, Sports, Science, and Technology of the Japanese Government.

#### References

- [1] R. Tsuchiya et al., IEDM 2004, p. 631.
- [2] Y. Morita et al., to be presented at VLSI 2008.
- [3] T. Ishigaki et al., SSDM 2007, p. 886.
- [4] K. Takeuchi et al., IEDM 2007, p. 467.
- [5] R. B. D'Agostino, Goodness-of-fit Techniques, Marcel Dekker (1986).
- [6] T. Tanaka et al., VLSI 2000, p. 136.

![](_page_1_Figure_22.jpeg)

Fig. 6 Estimation of leakage current reduction by decreasing  $\sigma V_{\rm th}$ . (a)  $I_{\rm off}$  versus  $\Delta V_{\rm th}$ , Inset indicates increase in  $I_{\rm off}$  caused by change in  $V_{\rm th}$  from the typical value. (b) Probability plot of  $V_{\rm th}$ . (c) Expected value of  $I_{\rm off}$ .

Table III Conditions of leakage-current calculation

	Bulk	SOTB
A <sub>vt</sub> (mVμm)	3.6	1.8
$L_{\rm g}/W_{\rm g}$ (nm)	55 / 90	55 / 90
$\sigma V_{\rm th} ({\rm mV})$	50.4	25.2
subthreshold slope (mV/dec.)	85	80
GIDL slope (mV/dec.)	400	400
typical $V_{\rm th}$ (V)	0.40	0.40
typical $I_{off}$ (pA/µm)	20.0	20.0