# **3D-Stacking Process for Si Interposer with integrated Thin-film Capacitors**

Akinobu Shibuya, Akira Ohuchi, and Koichi Takemura

NEC Corporation, Device Platforms Research Laboratories 1120, Shimokuzawa, Sagamihara, Kanagawa 229-1198, Japan Phone: +81-42-771-0765 E-mail: a-shibuya@ak.jp.nec.com

## 1. Introduction

Since the LSIs in digital electronic systems continue to operate faster, there is an urgent need to reduce the switching noise of the LSIs. Decoupling capacitors (DCCs) appear to be a promising countermeasure. A larger capacitance and smaller equivalent series inductance (ESL) for DCC are strongly required [1]. Using thin-film capacitors is effective, because they have a smaller ESL by their dielectric thickness in the nanometer range [2]. In order to minimize total parasitic inductance for LSI packages, mounting DCCs as close as possible to LSIs is important because the wiring between the LSI and the capacitor needs to be short. Therefore, a Si interposer integrated with thin-film capacitors has been developed. We used Mn-doped SrTiO<sub>3</sub> (STO) as a capacitor dielectric, because it has a paraelectric property at operating temperature, low leakage current and high reliability [3]. A cross-section of the stacked interposer is shown in Fig. 1. The capacitor has a large area corresponding with that of LSI. Because the interposer is directly connected and stacked with an LSI, it has an extremely low parasitic inductance. We report a technology suitable for fabricating large area thin-film capacitors on Si interposer and its novel stacking process that is based on a chip-to-wafer bonding technique.

### 2. Large Area Capacitor

Capacitors are fabricated by successively depositing a bottom electrode (BE), a 60 nm-thick STO, and top electrode (TE) films on thermally-oxidized Si wafer and patterning them with photolithography and etching to the Metal-Insulator-Metal (MIM) structure. Cavities are then formed on the wafer by deep reactive ion etching (RIE), and SiO<sub>2</sub> is deposited as an insulator and patterned. The cavities are then filled with Cu plating, which will become through silicon vias (TSVs). A top-view of the capacitor with cavities is shown in Fig. 2. The larger the capacitors are fabricated, the more short failures occur. In order to identify the leakage points of MIM, we performed an optical beam induced resistance change (OBIRCH) [4] analysis. Hillocks are observed in the MIM, in which STO was deposited at 600 °C, as shown in Fig. 3. We found that the positions of hillocks are coincident with the leakage points. A cross-sectional SEM image of the interposer integrated with STO deposited at 400 °C on Ru BE is shown in Fig. 4. While we observed no hillocks, we did observe sufficient Cu filling in the cavity. Consequently, a capacitance of 7  $\mu$ F for a 20-mm  $\Box$  interposer, which has 10,000 TSVs with a diameter of 50 µm, and a high capacitance density of 2.5  $\mu$ F/cm<sup>2</sup> was obtained. The relationship of leakage current to voltage characteristics from -6 V to 6 V is shown in Fig. 5. No dielectric breakdown was observed in the range measured, and we achieved a low leakage current.



Fig. 3 Cross-sectional SEM image of hillocks at BE.



Fig. 4 Cross-sectional SEM image of the developed interposer.



**Voltage (V)** Fig. 5 Leakage current vs. voltage of thin-film STO capacitor.

### 3. 3D-Stacking

We used the chip-to-wafer bonding technique to carry out 3D-stacking for the interposer, and the process flow is shown in Fig. 6. First a wafer integrated with STO thin-film capacitors, cavities, which are filled with Cu conductors, and flip-chip bonding pads are directly connected to the conductors. Then, LSIs are bonded on the wafer by Pb-free solder bumps and under-filled with resin. After the Chip-to-Wafer bonding has finished, the wafer is molded with resin, and then thinned to a thickness of 50 µm through a vias opening. Photosensitive resin as an insulator and Cu pads are then formed on the backside of the wafer. Next, solder resist (SR) are coated and patterned. Finally, Pb-free solder bumps are formed and each stacked interposer with LSI is separated by cutting the wafer and resins. This process enables a 50 µm-thick interposer stacking with an LSI because the molding resin acts as a support while the wafer is thinned. The short via length of 50 µm reduces the LSI signals propagation delays. The stacked interposer with an LSI can be used as well as a bare LSI chip, and a 3D-stacked structure, i.e., one consisting of the LSI, the interposer, and the board, is obtained by bonding it to a board.

Cross-sectional SEM images of a test vehicle of interposer integrated with 1  $\mu$ F capacitor are shown in Fig. 7. The 50 µm-thick interposer is stacked between the TEG chip and the PWB, and a short length of connection between capacitor and chip is achieved. The results of a thermal cycle (TC) test from -40 °C to 125 °C of 3D-stacked test vehicles is shown in Fig. 8. The 3D-stacked interposers exhibit a sufficient reliability of passing 1,000 cycles.



Fig. 6 Interposer stacking process flow.



Fig. 8 TC result of 3D-stacked interposers.

### 4. Conclusions

We developed a Si interposer integrated with STO thin-film capacitors. Using the OBIRCH technique is a useful way to analyze the short failures for the large capacitors. A high capacitance density of 2.5  $\mu$ F/cm<sup>2</sup> was obtained in a 20-mm □ area with 10,000 TSVs by depositing 60 nm-thick STO in MIM at 400 °C. A novel 3D-stacking process based on Chip-to-Wafer bonding has also been developed. The developed process creates 50 um-thick interposer stacking between an LSI and a board. The TC test of 3D-stacked test vehicles of interposer integrated with 1 µF capacitor exhibit a sufficiently high reliability of passing 1,000 cycles.

### Acknowledgements

The authors express their special thanks to Yuzo Shimada, Yasunori Mochizuki, Kazuaki Baba, Jun Inasaka, Tatsuo Satoh, Kazuhiko Umezawa, Hitoshi Ishizuki, Hiroyuki Hamaguchi, Hironobu Ikeda, Toshiharu Sobue and Mikihiro Kajita for their continuous encouragement and useful discussions.

Thanks are also due to Shintaro Yamamichi, Tomoo Murakami, Tomohiro Nishiyama, Takao Yamazaki, Masamoto Tago and Yasuhiro Ishii for their useful discussions on capacitor evaluation and chip stacking process.

The authors also thank to Hideo Yokoyama, Sachiko Hagiwara and Kyoko Haraguchi for their technical supports.

#### References

- [1] L. Shaper et al., Proc 48th Electronic Components and Technology Conf, Seattle, WA, May., (1998) 724.
- [2] L. Shaper et al., Proc 49th Electronic Components and Technology Conf, San Diego, CA, June., (1999) 859.
- [3] S. Yamamichi and A. Shibuya, Proc 54th Electronic Components and Technology Conf, Las Vegas, NV, June., (2004) 271
- [4] K.Nikawa and S. Tozaki, Proc. International Symposium for Testing and Failure Analysis, (1993) 303.