

J-2-6

## Temperature Effects on Recrystallization and Improvements of Pure Gadolinium (Gd) Nanocrystal (NC) for Flash Memory

Yu-Kai Chen<sup>1</sup>, Chao-Sung Lai<sup>1</sup>, Jer-Chyi Wang<sup>2</sup>, Pai-Chi Chou<sup>1</sup>, Chih-Ting Lin<sup>1</sup>, Yu-Ching Fang<sup>3</sup>, Li Hsu<sup>3</sup>, Chuan-Pu Liu<sup>4</sup>, R. S. Huang<sup>4</sup>

<sup>1</sup>Department of Electronic Engineering, Chang Gung University,  
259 Wen-Hwa 1<sup>st</sup> Road, Kwei-Shan Tao-Yuan 333, Taiwan

<sup>2</sup>Nanya Technology Corporation, Hwa-Ya Technology Park

<sup>3</sup>Chung-Shan Institute of Science & Technology Materials & Electro-Optics Research Division

<sup>4</sup>Department of Materials Science and Engineering, National Cheng Kung University  
Phone: +886-3-2118800 ext. 5607 E-mail: [cslai@mail.cgu.edu.tw](mailto:cslai@mail.cgu.edu.tw)

### 1. Introduction

In recent years, floating gate (FG) memory devices [1] were used in all kinds of electronic production for non-volatile data storage application. Unfortunately, for conventional FG memory, device scaling limitation and poor data retention time are two major issues needed to be overcome. The nanocrystal (NC) memory devices [2-3] which with discrete charge storage nodes for the resolution of device scaling and to improve the retention time have been proposed to be a possible candidate for the replacement of the FG memory. However, for NC memories, the most challenging tasks are how to maintain acceptable charge capability of the discrete storage nodes and fabricate NC with constant size, high density, and uniform distributions.

In this study, we propose a pure Gadolinium (Gd) NC memory which is optimized to exhibit high Gd-NC density ( $8.5 \times 10^{11}/\text{cm}^2$ ), large P/E window (>4V) and good data retention [4] (>85°C) for the first time. The Gd-nanocrystal memory is fully compatible with the current CMOS technologies and can also be applied into future high density charge storage application.

### 2. Experiment

The memory cells were fabricated on n-type silicon (100) wafers. First, a 3 nm tunnel oxide was thermally grown in a horizontal furnace system after standard RCA clean process. Then, a 10 nm amorphous  $\text{Gd}_2\text{O}_3$  wetting layer was deposited by sputtering with pure Gadolinium (99.9% pure) target in oxygen ( $\text{O}_2$ ) and argon (Ar) mixture ambience. After the deposition of  $\text{Gd}_2\text{O}_3$  wetting layer, these thin films were then treated in  $\text{N}_2$  ambient at 800 to 950°C for 30s, respectively. A  $\text{SiO}_2$  blocking oxide with a thickness of about 9nm were deposited by plasma enhance chemical vapor deposition (PECVD). Subsequently, Al deposition, gate patterning, and backside Al deposition were completed to fabricate the Gd-NC memory capacitor (Fig. 1). Finally, we have used the transmission electron microscopy (TEM) to analysis the material properties and HP4285 LCR meter to characterize the P/E performance by measuring the high-frequency capacitance-voltage (C-V) curves.

### 3. Results and Discussion

Fig. 2(a) and (b) show the cross section TEM images of Gd-NCs embedded in a  $\text{Gd}_2\text{O}_3$  layer with post deposition annealing (PDA) at 900 and 850°C respectively. The mean size of Gd-NCs was measured to be about 15 and 9nm respectively. There exists a  $\text{Gd}_2\text{O}_3$  layer between Gd-NC and tunneling oxide for the 850°C annealed sample, which is not observed for the 900°C annealed one. In addition, the lattice constant of the Gd-NC was

calculated to be about 0.3nm (Fig. 2(c)), which is identical to the pure Gd atom ( $a=0.36\text{nm}$ ). The NCs were also identified to be Gd phase by analysis of electron diffraction pattern as shown in Fig. 2(d). Fig. 3 shows the PDA temperature dependence on Gd-NC density obtained from top view TEM image in inset. It is observed that the Gd-NC density is optimized to be  $8.5 \times 10^{11}\text{cm}^{-2}$  at 850°C and the mean size is uniform for 9nm. The C-V hysteresis curves of Gd-NC memories with different PDA temperature are presented from -11V to +11V (Fig. 4) and showed that the device exhibits the best storage capability for PDA at 850°C, which is proved by the highest Gd-NCs density as revealed in Fig. 3.

Fig. 5 demonstrates the data retention characteristics of Gd-NC memories with different PDA temperature at room temperature measurement. The charge loss is defined as the percentage of cell window narrowing. To study the blocking oxide characteristics, the positive bias was applied to the gate for constant electric field stress as shown in Fig. 6 (flat-band) and 7 ( $E=2.8\text{MV/cm}$ ). For all the samples, PDA treated at 950°C sample presents the large charge loss especially at  $E=2.8\text{MV/cm}$ . The high PDA temperature will enlarge the NC size leading to high probability of electron tunneling from NC to gate by blocking oxide defect. Fig. 8 and 9 display the charge loss characteristics of the samples measured at 55 and 85°C respectively. Less charge loss of 850°C annealed sample is observed because of the existence of  $\text{Gd}_2\text{O}_3$  layer between Gd-NCs and tunneling oxide (Fig. 2 (b)). In Fig. 10, activation energy of Gd-NC memories was extracted and found the sample with 850°C PDA treatment is less sensitive to thermal activation that exhibits superior data retention properties. Schematic band diagrams of Gd charge storage dots under constant electric field and thermal activation modes for 850 and 900°C PDA treatment are shown in Fig. 11.

### 4. Conclusions

In this paper, we investigated the pure Gd-nanocrystal memories with optimized PDA treatment temperature for the first time. The Gd-NC memories with 850°C PDA treatment showed large memory window and excellent retention characteristics. This memory can be used for next generation flash application.

### References

- [1] P. Pavan et al, IEEE. 1997
- [2] Zengtao Liu et al, IEEE, ED 2002
- [3] F. M. Yang et al, Appl. Phys. Lett., 2007
- [4] C. Monzio Compagnoni et al, IEEE 41<sup>st</sup> Annual International Reliability Physics Symposium 2003




Fig. 1 Schematic cross section and process flow of Gd-nanocrystal memory structure.




Fig. 2 The HRTEM images of Gd-NC memory with PDA treatment at (a) 900°C and (b) 850°C respectively. The lattice constant (c) and electron diffraction pattern (d) of Gd-nanocrystal were in inset figure.




Fig. 3 Gd-NC density dependence on PDA temperature. The density was obtained by the top view TEM images.




Fig. 4 C-V hysteresis of Gd-NC memories with 800 to 950°C PDA treatment swept from -11V to +11V. Memory window of all samples was shown in inset.




Fig. 5 Retention characteristics of Gd-NC memories measured at room temperature. The charge loss was defined as the percentage of cell window narrowing.




Fig. 6 Retention characteristics of Gd-NC memories with constant electric field stress (flat-band).




Fig. 7 Retention characteristics of Gd-NC memories with constant electric field stress (E=2.8MV/cm).




Fig. 8 Retention characteristics of Gd-NC memories measured at 55°C. High thermal activation will contribute to large charge loss.




Fig. 9 Retention characteristics of Gd-NC memories measured at 85°C.




Fig. 10 Arrhenius plot of charge loss for Gd-NC memories. The plots were obtained from charge loss characteristics at retention time for 10ks.

