Electrical and Structural Evaluations of Ultrathin SiGe- and Ge-on-insulator Fabricated Using Ge Condensation by Dry Oxidation

Haigui Yang¹, Dong Wang¹, Hongye Gao², Kana Hirayama², Ken-ichi Ikeda², Satoshi Hata², Hideharu Nakashima² and Hiroshi Nakashima¹

¹Art, Science and Technology Center for Cooperative Research, Kyushu University
6-1 Kasuga-koen, Kasuga, Fukuoka 816-8580, Japan
Phone: +81-92-583-8924, Fax: +81-92-573-8729, E-mail: yanghg@astec.kyushu-u.ac.jp
²Interdisciplinary Graduate School of Engineering Sciences, Kyushu University
6-1 Kasuga-koen, Kasuga, Fukuoka 816-8580, Japan

1. Introduction

Ge-on-insulator (GOI) structure is an attractive candidate for the fabrication of next-generation high-performance ultra large scale integration, because it has high carrier mobility and small parasitic capacitance. In particular, ultrathin GOI with the thickness of 10 nm or less is expected to improve device performance with further high drive current under ballistic transport as well as the advantage of ultrathin size effect [1]. An ultrathin GOI can be fabricated using Ge condensation by dry oxidation [2], which involves selective Si oxidation and Ge diffusion in SiGe layer.

In this work, we focused on crystal defect generation and channel hole mobility enhancement for ultrathin SiGe-on-insulator (SGOI) and ultrathin GOI (~10 nm), which were fabricated using Ge condensation by dry oxidation. The crystal defects and channel hole mobility enhancement were observed by transmission electron microscopy (TEM) and Pseudo-MOSFET (Ψ-MOSFET) method [3], respectively.

2. Experiment, results and discussion

The specification of as-received wafer can be seen from Fig. 1(a), which was fabricated using Ge condensation by dry oxidation of intrinsic SiGe on 8-inch low-dosed separation-by-the-implanted-oxygen Si on insulator substrate by chemical vapor deposition method. An intrinsic strained Si layer was epitaxially grown on the 62 nm SiGe in the final step. The high quality of this as-received wafer was ensured by photoluminescence in our previous work [4].

We performed Ge condensation by dry oxidation in 100% O₂ atmosphere at temperatures as high as possible after considering melting point of SiGe, as shown in Fig. 1, which resulted in the formation of 27.5 nm Si₀.₄₅Ge₀.₅₅, 20.5 nm Si₀.₂₅Ge₀.₇₅ and 12.5 nm GOI, respectively. The thickness and Ge fraction of SGOI/GOI were measured by spectroscopic ellipsometry (SE) and TEM.

![Fig. 1 GOI fabrication process by Ge condensation. (a) 62 nm Si₀.₇₈Ge₀.₂₂ as-grown sample; (b) 27.5 nm Si₀.₄₅Ge₀.₅₅ by oxidation from 1200 °C to 1075 °C for 28 min; (c) 20.5 nm Si₀.₇₈Ge₀.₂₂ by oxidation from 1075 °C to 950 °C for 30 min; (d) 12.5 nm GOI by oxidation from 950 °C to 900 °C for 5 min and 900 °C for 120 min.](image)

The crystal quality of SGOI and GOI layers was evaluated by TEM, as shown in Fig. 2. The crystal structure of Si₀.₄₅Ge₀.₅₅GOI layer was perfect and no defect was observed in our visual field of several μms. With increasing Ge fraction, stacking faults generated in Si₀.₂₅Ge₀.₇₅ layer, as shown in Fig. 2(a), which extends from top SiO₂ to BOX layer. This kind of defect should be originated from strain relaxation and dislocation dissociation [5,6]. By applying the theory of stacking fault formation [6] to our sample, we calculated the critical Ge fraction for stacking fault formation, which is 63.5% for initial 62 nm Si₀.₄₅Ge₀.₅₅ layer. This result consists with experimental results of stacking fault formation in Si₀.₃₃Ge₀.₆₇ layer and defect absence in Si₀.₄₅Ge₀.₅₅ layer. In the 12.5 nm GOI layer, lattice image of Fig. 2(b) shows the defect is microtwins. Nakaharai et al. have reported the critical Ge fraction of 0.5 for the changes in defect structures from stacking fault to microwin [7], which is different from our present results. It is likely to be caused by the difference of initial thickness and Ge fraction of SGOI layer.

Fig. 2 Cross sectional TEM image. (a) Si₀.₄₅Ge₀.₅₅; (b) GOI.

As to the electrical evaluation, we fabricated Ψ-MOSFET structure as shown in the inset of Fig. 3. Al film with the thickness of 100 nm was deposited on SGOI/GOI by evaporation and patterned by lift-off lithography as source and drain electrode. Then a mesa etching was performed for SGOI and GOI layers. Finally, Ohmic contact for source and drain was formed by annealing at 350 °C for 30 min in N₂ ambient.

In order to clarify the influence of top SiO₂ layer on channel properties, two kinds of Ψ-MOSFETs with and without top SiO₂ were fabricated. For all the samples, the accumulation-mode p-type Ψ-MOSFET operation with good linear and saturation regions was confirmed by the drain current [Iₕ] versus drain voltage [Vₖ] measurement.
Therefore, the top surface passivation is very important for the side channel mobility, suggesting that the remote Coulomb effect of the very thin SGOI and GOI significantly affects to the back-side SiO2 drastically decreased relative to those with the top SiO2, which are relative high as compared to Si0.45Ge0.55 and GOI. This shift should be attributed to the existence of negative interface charges with high density [9]. However, further studies are necessary to clarify its origin.

The hole mobility can be extracted from $I_d/V_g$ characteristics in the linear $I_d/V_D$ region by using following formula [3]:

$$
\frac{I_d}{V_g} = \frac{1}{\mu_0} \left( \frac{V_{FB}}{V_g} \right)
$$

where $g_m$ is transconductance, $f_g$ the geometric coefficient, $C_m$ the BOX layer capacitance, $V_{FB}$ the flat-band voltage for accumulation channel, and $\mu_0$ the low field hole mobility. For this method of $\mu_0$ extraction, $I_d$ should be a pure channel current. Thus, the bulk current should be subtracted from the measured $I_d$. The extracted $\mu_0$ and flat-band voltage are shown in Fig. 4 and listed in Table I, respectively. It is very clear that $\mu_0$ is effectively enhanced with increasing Ge fraction for the sample with top SiO2.

The values of $\mu_0$ for Si0.8Ge0.2 and Si0.45Ge0.55 without top SiO2 are almost the same as those with top SiO2. On the contrary, the values of $\mu_0$ for Si0.8Ge0.2 and GOI without top SiO2 drastically decreased relative to those with the top SiO2, especially for GOI sample. This means that the top surface for the very thin SGOI and GOI significantly affects to the back-side channel mobility, suggesting that the remote Coulomb scattering is caused by the high surface states density. Therefore, the top surface passivation is very important for the $\mu_0$ evaluation for ultrathin SGOI and GOI samples.

As to the samples with comparably thick SGOI layer, the high surface state density is likely to be negligible. In fact, high hole mobility for thick GOI layer (30 nm) without top SiO2 [8] was reported by Maeda et al.

Fig. 3 $I_d/V_g$ characteristics with various Ge fraction. (a) with top SiO2; (b) without top SiO2. The inset shows &MOSFET structure.

Fig. 3 shows $I_d$ versus gate voltage $V_g$ characteristics with various Ge fractions. The off-leakage current of Si0.8Ge0.2 is very low due to its small hole concentration. For Si0.8Ge0.2 and GOI, off-leakage current, bulk current, and channel inversion voltage are relative high as compared to Si0.45Ge0.55 and GOI, which should be attributed to the fact that the number of hole induced by the defect-generation is much higher than those of Si0.45Ge0.55 and GOI.

The channel hole mobility can be extracted from $I_d/V_g$ characteristics in the linear $I_d/V_D$ region by using following formula [3]:

$$
\frac{I_d}{V_g} = \frac{1}{\mu_0} \left( \frac{V_{FB}}{V_g} \right)
$$

where $g_m$ is transconductance, $f_g$ the geometric coefficient, $C_m$ the BOX layer capacitance, $V_{FB}$ the flat-band voltage for accumulation channel, and $\mu_0$ the low field hole mobility. For this method of $\mu_0$ extraction, $I_d$ should be a pure channel current. Thus, the bulk current should be subtracted from the measured $I_d$. The extracted $\mu_0$ and flat-band voltage are shown in Fig. 4 and listed in Table I, respectively. It is very clear that $\mu_0$ is effectively enhanced with increasing Ge fraction for the sample with top SiO2.

The values of $\mu_0$ for Si0.8Ge0.2 and Si0.45Ge0.55 without top SiO2 are almost the same as those with top SiO2. On the contrary, the values of $\mu_0$ for Si0.8Ge0.2 and GOI without top SiO2 drastically decreased relative to those with the top SiO2, especially for GOI sample. This means that the top surface for the very thin SGOI and GOI significantly affects to the back-side channel mobility, suggesting that the remote Coulomb scattering is caused by the high surface states density. Therefore, the top surface passivation is very important for the $\mu_0$ evaluation for ultrathin SGOI and GOI samples.

As to the samples with comparably thick SGOI layer, the high surface state density is likely to be negligible. In fact, high hole mobility for thick GOI layer (30 nm) without top SiO2 [8] was reported by Maeda et al.

Fig. 4 Hole mobility dependence on Ge fraction. 67 nm Si0.8Ge0.2 sample was obtained after a dry oxidation at 1000 °C for 10 min, which is the same as in Ref. [4].

$V_{FB}$ also strongly depends on the interface properties of top-SiO2/SGOI and SGOI/BOX, which were summarized in Table I. There is a positive-shift tendency of $V_{FB}$ with increasing Ge fraction, except the one of GOI with top SiO2. This shift should be attributed to the existence of negative interface charges with high density [9]. However, further studies are necessary to clarify its origin.

### Table I Flat-band voltage.

<table>
<thead>
<tr>
<th>Ge fraction</th>
<th>$V_{FB}$ (V)</th>
<th>$V_{FB}$ (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.2</td>
<td>-5.2</td>
<td>-4.8</td>
</tr>
<tr>
<td>0.55</td>
<td>-5.6</td>
<td>-6.0</td>
</tr>
<tr>
<td>0.75</td>
<td>-0.8</td>
<td>-0.2</td>
</tr>
<tr>
<td>1.0</td>
<td>-15.0</td>
<td>1.6</td>
</tr>
</tbody>
</table>

3. Conclusion

Defect generation of stacking fault and microtwin during Ge condensation process was observed by TEM. The $\mu_0$ was investigated for SGOI with various Ge fractions and thicknesses by $\Psi$-MOSFET method. The $\mu_0$ enhancement for SGOI/GOI with top SiO2 was clear with increasing Ge fraction. However, ultrathin SGOI without top SiO2 showed degradation of $\mu_0$, which suggests that the influence of top surface states become very strong with decreasing thickness of SGOI layer.

**Acknowledgements**

This study was partially supported by STARC.

**References**


