A Dual-Gate Memory Cell with Two Inter-poly Oxides

Jean-René Raguet\textsuperscript{1,2}, Patrick Calenzo\textsuperscript{1,2}, Romain Laffont\textsuperscript{1}, Damien Deleryuville\textsuperscript{1}, Rachid Bouchakour\textsuperscript{1}, Virginie Bidal\textsuperscript{2}, Arnaud Regnier\textsuperscript{2}, Stephan Niel\textsuperscript{2}, Pascal Fornara\textsuperscript{2} and Jean-Michel Mirabel\textsuperscript{2}

\textsuperscript{1}Université Aix-Marseille I, IM2NP UMR 6242, IMT technopôle de Château Gombert, 13013 Marseille, France
Phone: +33 4 91 05 47 75 E-mail: jean-rene.raguet@im2np.fr
\textsuperscript{2}STMicroelectronics, ZI de Rousset BP 2, 13106 Rousset, France

1. Introduction

This paper presents a new memory concept with dual-gate and two different inter-poly oxides. This new application allows a high density EEPROM memory and a cell programming only with the dual-gate without high bias on drain or source. On a previous work \cite{1}, a dual-gate structure was used to perform the memory operations without select transistor which allows, compared to standard EEPROM, to shrink the cell and to improve its lifetime \cite{2-3}. Moreover, without high drain potential during writing operation, we eliminate leakage current due to Band To Band Tunneling (BTBT) and also its hot holes injection generated through the tunnel oxide which can degrade cell reliability \cite{4-5}.

2. The dual-gate with two inter-poly oxides memory concept

The memory cell concept is to use two different ways of charge injection during erasing and writing operations due to dual-gate. A schematic cross-section of this new cell is shown in Fig.1.

Above the floating gate, the second poly-silicon layer is used for the two gates. The control gate (V_{CG}) is separated from the floating gate by 6nm inter-poly oxide whereas select gate (V_{SG}) is separated by 15nm ONO inter-poly isolation. The first oxide level is composed with thin tunnel oxide (<10nm) upper the drain area and a thick oxide (20nm). The cell is programmed by Fowler-Nordheim mechanisms. For erasing operation, we applied a high signal on V_{CG} and V_{SG} in order to inject electrons into the floating gate (Fig.2 on the left). For writing operation, we applied a high signal on V_{CG} to remove electrons from the floating gate to the control gate (Fig.2 on the right).

Table I Summary for memory operations.

<table>
<thead>
<tr>
<th>Electrodes</th>
<th>Write cell A</th>
<th>Erase cell A</th>
<th>Read cell A</th>
</tr>
</thead>
<tbody>
<tr>
<td>V_{CG1}</td>
<td>10V</td>
<td>12V</td>
<td>0</td>
</tr>
<tr>
<td>V_{CG2}</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>V_{SG1}</td>
<td>0</td>
<td>12V</td>
<td>V_{read}</td>
</tr>
<tr>
<td>V_{SG2}</td>
<td>0</td>
<td>0</td>
<td>V_{off}=-4V</td>
</tr>
<tr>
<td>V_{D1}</td>
<td>0</td>
<td>0</td>
<td>0.8V</td>
</tr>
<tr>
<td>V_{D2}</td>
<td>10V</td>
<td>4V</td>
<td>0</td>
</tr>
</tbody>
</table>

The memory matrix must be written by word and erased by bit in order to control correctly the memory array. If we program the array by bit, in write mode we have to inhibit the cells on the same word line by applying a high potential on the bit lines (Table I) and so we induce an unneeded stress.
3. Electrical results

Static results

The electrical results provide from a 0.67µm² cell prototype designed in a 0.13µm technology (Fig.4).

Fig.4 XSEM of this new memory cell.

Static electrical results are presented in Fig.5. These results are compared to compact model simulations.

In static mode, we apply a constant potential on V<sub>CG</sub>, to control “virtually” the value of the threshold voltage (V<sub>TH</sub>), and we measure drain current versus V<sub>SG</sub> potential. Fig.5 shows I<sub>D</sub> (V<sub>SG</sub>) current measurement and simulation for several V<sub>CG</sub> potentials. A variation of 2V on the fix potential V<sub>CG</sub> produces a shift of 3.5V on V<sub>TH</sub> of the transistor. The same operation with applying the constant potential on V<sub>SG</sub> shows the impact of the two gates on the coupling ratio. These static electrical results bring to light a particular functionality of the cell which is the possibility to adjust the threshold voltage V<sub>TH</sub> of the transistor. We can notice on Fig.5 a good correlation between the electrical compact model simulations and electrical measures.

Dynamic results

With a 12V erase pulse and a 9.8V write pulse, the programming window at 1µA is about 4V (Fig.6). The write efficiency can be increased by applying an additional negative potential on V<sub>SG</sub>. The difference between measures and simulations in the subthreshold region are due to the interface traps which are not yet include in the compact model.

4. Conclusions

In conclusion, the dual-gate cell with two inter-poly oxides allows a high density of integration compared to standard EEPROM. A first 0.67µm² cell prototype shows a good functionality with a programming window of 4V, by applying only high potentials on the two gates to eliminate BTBT due to drain bias. Compared to STMicroelectronics standard EEPROM, the cell size is reduced by 48%. Moreover the new cell has two ways of charge injections (through the tunnel oxide and the inter-poly oxide between floating gate and control gate) contrary to standard EEPROM which is programmed only through the tunnel oxide. Thus we should attenuate tunnel oxide degradation.

References