# A Negative Word-line Voltage Step-Down Erase Pulse Scheme with $\Delta V_{T H}=\frac{1}{6} \Delta V_{\text {ERASE }}$ for Enterprise SSD Application Ferroelectric(Fe)-NAND Flash Memories 

Ryoji Yajima ${ }^{1}$, Teruyoshi Hatanaka ${ }^{1}$, Mitsue Takahashi ${ }^{2}$, Shigeki Sakai ${ }^{2}$ and Ken Takeuchi ${ }^{1}$<br>${ }^{1}$ University of Tokyo, Dept. of Electrical Engineering and Information Systems, Japan, E-mail: r-yajima@lsi.t.u-tokyo.ac.jp<br>${ }^{2}$ National Institute of Advanced Industrial Science and Technology, Tsukuba, Japan

## 1. Introduction

An enterprise SSD for data centers are paid much attention as a future market of flash memories [1,2]. For an enterprise SSD, a Ferroelectric(Fe)-NAND flash memory is suitable because it decreases the program/erase voltage from 20 V of the float-ing-gate (FG)-NAND to 6 V and the write/erase cycles increases from $10^{4}$ to $10^{8}$ cycles [3]. The Fe-NAND consists of a series connected MFIS, Metal Ferroelectric Insulator Semiconductor transistors (Fig.1). By applying a program/erase voltage, the electric polarization in the ferroelectric layer flips and the memory cell $V_{\mathrm{TH}}$ shifts (Fig.2). An Hf-Al-O buffer layer between a ferroelectric layer and a Si substrate realizes a 10-year data retention [3]. A non-volatile page buffer achieves a power outage immune highly reliable operation [4]. In the NAND cell array, the memory cell $V_{\mathrm{TH}}$ must be lower than the read voltage. In the FG-NAND, as the program $V_{\mathrm{TH}}$ is higher than the erase $V_{\mathrm{TH}}$, a narrow program $V_{\mathrm{TH}}$ distribution is realized with a bit-by-bit verify program [5]. In the Fe-NAND, as the erase $V_{T H}$ is higher than the program $V_{\mathrm{TH}}$, a narrow erase $V_{\mathrm{TH}}$ distribution is required with a bit-by-bit verify erase (Fig.3). To realize a bit-by-bit verify erase and control the erase $V_{\mathrm{TH}}$ precisely, this paper proposes a negative word-line voltage step-down erase pulse scheme. The proposed scheme realizes two key requirements, 1) a short rising time of erase pulses and 2) a constant $V_{\mathrm{TH}}$ shift, $\Delta V_{\mathrm{TH}}$, for each erase pulse.

## 2. Negative Word-line Voltage Erase

In the conventional well erase (Fig.4(a)), charging a huge well capacitance, 10 nF takes as much as 1 ms . As the bit-by-bit verify requires $5-10$ pulses, the erase time is 20 ms per page and over 2 sec per block, which is one thousand times longer than the program/erase time of the FG-NAND. In the proposed negative word-line voltage erase (Fig.4(b)), the load is a word-line with $2-3 \mathrm{pF}$. As the rising time is 2 us , the erase pulse width is shortened to 10 us that is the same as the program pulse width of the FG-NAND. As a result, a 200us/page fast erase is realized.

## 3. Step-Down Erase Pulse

Next, a step-down erase pulse (Fig.5(c)) is proposed to realize a constant $\Delta V_{\text {TH }}$. The erase voltage, $V_{\text {ERASE }}$ starts with $V_{\text {INI- }}$ tial and decreases by $\Delta V_{\text {ERASE. }}$ This paper experimentally demonstrates for the first time that in the Fe-NAND, $\Delta V_{\mathrm{TH}}$ is constant with a step-down erase pulse (Fig.6). In contrast, the fixed pulse (Fig.5(a)) and the variable time pulse (Fig.5(b)) show over $200 \% \Delta V_{\text {TH }}$ variation. Fig. 7 and 8 show the measured $\Delta V_{\text {TH }}$ for $\Delta V_{\text {ERASE }}$ of 0.4 V and 0.1 V , respectively. If $V_{\text {INITIAL }}$ is small e.g. $-2 \mathrm{~V}, \Delta V_{\mathrm{TH}}$ for the $1^{\text {st }}$ pulse is small $(0.01 \mathrm{~V})$. If $V_{\text {INI- }}$ tial is large e.g. $-4 \mathrm{~V}, \Delta V_{\mathrm{TH}}$ is also large, 0.27 V . Yet, at erase time of 100 us, the measured $\Delta V_{\mathrm{TH}}$ converges to 0.07 V and 0.016 V for $\Delta V_{\text {ERASE }}$ of 0.4 V and 0.1 V regardless of $V_{\text {Initial. }}$. Thus, the proposed scheme is robust against the $V_{\text {InITIAL }}$ variation. When the $V_{\mathrm{TH}}$ reaches the target voltage by using the proposed step-down erase pulse, $\Delta V_{\mathrm{TH}}$ becomes constant and a precise erase $V_{\mathrm{TH}}$ control is realized. Based on the measured
$\Delta V_{\text {TH }}$ as a function of $\Delta V_{\text {ERASE }}$ (Fig.9), this paper reports for the first time an important formula, $\Delta V_{\mathrm{TH}}=1 / 6 \Delta V_{\mathrm{ERASE}}$, for the Fe-NAND that is completely different from the formula, $\Delta V_{\mathrm{TH}}=\Delta V_{\text {ERASE }}$, for the FG-NAND (Table I)[6].

In an actual erase operation, all memory cells connected to the same word-line are erased at the same time. The variation of device parameters such as the ferroelectric layer thickness causes an erase speed variation. Fig. 10 shows the erase characteristics of the fastest and the slowest cells. When the fastest cell is successfully erased at the $1^{\text {st }}$ pulse, the $V_{\mathrm{TH}}$ of the slowest cell is $\Delta V_{\text {TH0 }}$ lower than the verify voltage. Since the $V_{\mathrm{TH}}$ shifts by $1 / 6 \Delta V_{\text {ERASE }}$ at each pulse, the slowest cell reaches the verify voltage after $6 \Delta V_{\text {TH0 }} / \Delta V_{\text {ERASE }}$ cycles. As a result, the erase $V_{\text {TH }}$ distribution becomes $1 / 6 \Delta V_{\text {ERASE }}$. By selecting $\Delta V_{\text {ERASE }}$ at 0.4 V , the erase $V_{\mathrm{TH}}$ distribution width becomes 0.07 V . Fig. 11 and 12 show measured erase characteristics and measured $\Delta V_{\mathrm{TH}}$ for cells with the $V_{\mathrm{TH}}$ ranging from -0.3 V to 0.05 V . Again, $\Delta V_{\mathrm{TH}}$ is constant at $1 / 6 \Delta V_{\text {ERASE }}$ and immune to the $V_{\text {TH }}$ variation.

## 4. Discussion

The mechanism of the constant $\Delta V_{\mathrm{TH}}$ is explained with the polarization-electric field curve (Fig.13). States "A", "B",..."E" are in minor loops. When the lowest erase voltage, $V_{\text {Initial }}$, is applied to the memory cell, the memory cell is "A". During the $1^{\text {st }}$ verify, the memory cell moves to " $B$ ". At the 2 nd erase pulse, the memory cell moves to a larger hysteresis loop and becomes "C". At the $2{ }^{\text {nd }}$ verify, the memory cell is " $D$ ". Compared with " B ", the polarization at " D " is larger and the $V_{\mathrm{TH}}$ becomes higher. At the $3^{\text {rd }}$ erase pulse, the memory cell moves to a larger loop and becomes " $E$ ". At the $3^{\text {rd }}$ verify, the memory cell is " $F$ " and the $V_{\mathrm{TH}}$ becomes higher than that of " D ". By increasing $V_{\text {ERASE }}$, the memory cell transfers to a larger loop and thus the $V_{\mathrm{TH}}$ increases until it reaches to the saturation loop [7].

## 5. Conclusions

A negative word-line voltage step-down erase pulse scheme is proposed for Ferroelectric(Fe)-NAND flash memories. The negative word-line voltage erase accelerates the erase pulse ramp-up from 1 ms of the conventional well erase to 2 us and a 200us/page erase is realized. With the step-down erase pulse, the erase voltage, $V_{\text {ERASE }}$ decreases by $\Delta V_{\text {ERASE }}$. The measured $V_{\mathrm{TH}}$ shift, $\Delta V_{\mathrm{TH}}$, is constant at $1 / 6 \Delta V_{\text {ERASE }}$, which is different from that of the floating-gate NAND where $\Delta V_{\mathrm{TH}}=\Delta V_{\text {ERASE }}$. By combining the proposed scheme with the bit-by-bit verify, a 0.07 V erase $V_{\mathrm{TH}}$ distribution is achieved with $\Delta V_{\text {ERASE }}$ of 0.4 V .

## Acknowledgements

This work is partially supported by NEDO.

## References

[1] K. Takeuchi, ISSCC, Tutorial T7 (2008).
[2] K. Takeuchi, Symp. VLSI Circuits, pp.124-125 (2008).
[3] S. Sakai et al., NVSMW, pp.124-125 (2008).
[4] T. Hatanaka et al., Symp. VLSI Circuits (2009).
[5] T. Tanaka et al., Symp. VLSI Circuits, pp.168-169 (1996).
[6] G. J. Hemink et al., Symp. VLSI Technology, pp.129-130 (1995).
[7] B. Jiang et al., Symp. VLSI Technology, pp.141-142 (1997).


Fig. 1 (a) Fe (Ferroelectric)-NAND flash memory cells [3].
(b) SEM photograph. (c) Fe-NAND cell structure.
(d) Process flow. (e) Program and erase bias condition.


Fig. 4 (a) Conventional erase scheme. (b) Proposed negative word-line voltage erase scheme.


Fig. 7 Measured $\Delta V_{\text {TH }}$ with $\Delta V_{\text {ERASE }}$ $=0.4 \mathrm{~V}$. Erase pulse width is 10 us .

( $6 \Delta V_{\text {TH0 }} \Delta V_{\text {ERASE }}$ ) cycles
$N_{\text {ERASE }}$ : number of erase pulses
Fig. 10 Erase characteristics of the fastest and the slowest cells.

(a)

(b)
(c)


Fig. 5 (a) Fixed erase pulse.
(b) Variable time erase pulse.
(c) Proposed step-down erase pulse.


Fig. 8 Measured $\Delta V_{\text {TH }}$ with $\Delta V_{\text {ERASE }}$
$=0.1 \mathrm{~V}$. Erase pulse width is 10 us .


Fig. 11 Measured erase characteristics for cells with various $V_{\mathrm{TH}}$. Erase pulse width is 10 us. $V_{\text {Initial }}=-3 \mathrm{~V}$.


Fig. $3 V_{\text {TH }}$ distribution of
(a) Floating-gate NAND cell and
(b) Fe-NAND cell.


Fig. 6 Measured erase characteristics. Erase pulse width / $V_{\text {Initial }}$ of the proposed scheme are $10 \mathrm{us} /-3 \mathrm{~V}$.


Fig. 9 Measured $V_{\text {TH }}$ shift, $\Delta V_{\text {TH }}$ as a function of $\Delta V_{\text {ERASE }}$. Erase pulse width is 10 us. $V_{\text {Initial }}=-3 \mathrm{~V}$.


Fig. 12 Measured $\Delta V_{\text {TH }}$ for cells with various $V_{\mathrm{TH}}$. Erase pulse width is 10 us. $V_{\text {INITIAL }}=-3 \mathrm{~V}$.


Fig. 13 Model of the constant $V_{\mathrm{TH}}$ shift, $\Delta V_{\mathrm{TH}}$, for the step-down erase pulse scheme.
Table I Relationship between $\Delta V_{\text {TH }}$ and $\Delta V_{\text {ERASE }}$.

| Floating-Gate NAND Cell | Fe-NAND Cell |
| :---: | :---: |
| $\Delta V_{\text {TH }}=\Delta V_{\text {ERASE }}$ | $\Delta V_{\text {TH }}=\frac{1}{6} \Delta V_{\text {ERASE }}$ |

