

The Performance of Magnetic Tunnel Junction Integrated on the Back-end Metal Line of CMOS Circuits

Tetsuo Endoh¹, Fumitaka Iga¹, Shoji Ikeda², Katsuya Miura^{2,3}, Jun Hayakawa³, Masashi Kamiyanagi¹, Haruhiro Hasegawa², Takahiro Hanyu⁴ and Hideo Ohno²

¹Center for Interdisciplinary Research, Tohoku University, Aramaki aza Aoba 6-3, Aoba-ku, Sendai 980-8578, Japan,
Phone: +81-22-217-4401 E-mail: endoh@riec.tohoku.ac.jp

² Laboratory for Nanoelectronics and Spintronics, Research Institute of Electrical Communication,
Tohoku University, 2-1-1 Katahira, Aoba-ku, Sendai 980-8577, Japan

³ Advanced Research Laboratory, Hitachi, Ltd., Kokubunji, Tokyo 185-8601, Japan

⁴ Research Institute of Electrical Communication, Tohoku University, 2-1-1 Katahira, Aoba-ku, Sendai 980-8577, Japan

1. Introduction

Recently, new applications using Magnetic Tunnel Junction (MTJ)-based logic, where nonvolatile storage elements are distributed over a CMOS logic-circuit plane, has been studied [1-3]. However, the fabrication of high-performance MTJs on CMOS circuits has not been straightforward because of the roughness of the CMOS circuit plane. MTJs integrated in CMOS circuits must satisfy the following three points: (1) MTJ must be write by a standard MOSFET with low power consumption, and (2) resistance of MTJ and the Tunnel Magneto-Resistance (TMR) ratio must be large enough for the sensing scheme of a standard CMOS logic. Here, TMR ratio is defined as $(R_{AP}-R_p)/R_p$, where high resistance R_{AP} and low resistance R_p are the resistance at anti-parallel (AP) and parallel (P) configurations of the free and fixed layers, respectively. (3) The size of an MTJ must be small for scaling and low-power consumption.

In this paper, the CMOS/MTJ integrated process technology with 0.14 μ m CMOS and 60x180nm² MTJ is described, and it is shown that the fabricated MTJ integrated on CMOS achieve excellent Write/Read performance for realizing MTJ-based logic.

2. Fabrication of CMOS/MTJ integrated IC

We fabricated MTJ on a CMOS logic-circuit plane with 4-Metal / 1-poly gate 0.14 μ m CMOS process technology. Figure 1 shows the fabricated MTJ integrated in CMOS circuits. MTJs were stacked on via metal of the 3rd metal layer with surface roughness of less than 0.3nm planarized by CMP. The MTJ stack consists of Co₂₀Fe₆₀B₂₀(2)/Ru(0.8)/Co₂₀Fe₆₀B₂₀(1.8) synthetic ferrimagnetic (SyF) free-layer, a 1-nm-thick MgO tunnel barrier, and a Co₂₀Fe₆₀B₂₀ fixed-layer. The annealing temperature is 325°C. After MTJ stack is deposited, junction of 60x180nm² and top metal line over MTJs are fabricated by using electron beam lithography and ion milling.

3. Performance of MTJ integrated on CMOS

In order to evaluate the performance of MTJ with Current Induced Magnetization Switching (CIMS), the DC and AC characteristics were measured. All measurements were performed at room temperature and without a magnetic field. R-I characteristic of the MTJ integrated in CMOS circuits, as shown in Fig.2, shows the switching of magnetization by only current and hysteresis curve of the MTJ. TMR ratio of 138% is achieved with R_{AP} of 3.63k Ω and R_p of 1.53k Ω . I-V characteristic is measured as shown in Fig.3 and the normalized TMR ratio and output voltage ($\Delta V = V \times (R_{AP}-R_p)/R_p$) are plotted in Fig.4 as a function of bias

voltage of V. Output voltage of ΔV of over 500mV is reached. In order to evaluate the critical current density of J_c , resistance versus pulsed current density (R-J) curves from $\tau_p = 500\mu$ s to 0.1s were measured. In R-J curve [shown in Fig.5 for $\tau_p = 1$ ms], a switching is observed at a critical current density of J_c . By extrapolation of J_c measured at several different τ_p to $\ln(\tau_p/\tau_0)$ of 0 as shown in Fig.6, where $\tau_0 = 1$ ns corresponds to the ferromagnetic resonance time constant of the free layer, we obtain J_{c0}^{ave} [= $(|J_{c0}^{P \rightarrow AP}| + |J_{c0}^{AP \rightarrow P}|) / 2$] of 7.7×10^6 A/cm².

The write current density of 7.7×10^6 A/cm² can be driven by a standard MOS transistor, as drive current per gate width is typically 1mA/1 μ m and size of fabricated MTJ is 60x180nm². R_{AP} of 3.63k Ω is large enough in comparison with channel resistance of a MOS transistor of 200 Ω /1 μ m channel length. Furthermore, since the TMR ratio of 138% is relatively high, good read margin would be obtained. The MTJ size of 60x180 nm² is comparable to the employed CMOS technology. Above all, our MTJ integrated in CMOS circuits has high enough performance to construct MTJ-based logic with CMOS circuit.

4. MTJ operation with CMOS circuit

We demonstrate the DC and AC operation of this MTJ with write transistors. Figure 7 shows the photograph of the fabricated MTJ with two write transistors. The pulse current is generated by these MOSFETs. The write pulse voltage applying to both Gate1 and Gate2 and the bias voltage between WD and WS are set to 1.5V and 1.0V, respectively, where WD, WS, Gate1 and Gate2 are shown in the inset of Fig.7. Figure 8 shows the measured current flowing between WD and WS, and the write pulse voltage. As shown in Fig.8, after 230ns when the write pulse is applied to Gate1/Gate2, current through the MTJ changed from 550 μ A to 750 μ A. At this timing, magnetization configuration changed from anti-parallel(AP) to parallel(P) by CIMS. Which demonstrate that the fabricated MTJs integrated on CMOS logic have excellent Write/Read performance.

5. Conclusions

In this paper, we have described the CMOS/MTJ integrated process technology; MTJs were fabricated on via metal with surface roughness of 0.3nm with 0.14 μ m CMOS process and 60x180nm² MTJ process, as summarized in Table 1. It is shown that the fabricated MTJ integrated on CMOS achieves enough Write/Read performance for realizing MTJ-based logic, as summarized in Table 2.

Acknowledgements

This work was supported by Research and Development for Next-Generation Information Technology by the Ministry of

Education, Culture, Sports, Science and Technology of Japan. The authors wish to thank Kenchi Ito of Hitachi, Japan, for help in fabrication of chip and discussion.

References

- [1] S. Matsunaga, J. Hayakawa, S. Ikeda, K. Miura, H. Hasegawa, T. Endoh, H. Ohno, and T. Hanyu: Appl. Phys. Express **1** (2008) 091301

- [2] S. Matsunaga, K. Hiyama, A. Matsumoto, S. Ikeda, H. Hasegawa, K. Miura, J. Hayakawa, T. Endoh, H. Ohno, and T. Hanyu: Appl. Phys. Express **2** (2009) 023004
[3] S. Matsunaga, J. Hayakawa, S. Ikeda, K. Miura, T. Endoh, H. Ohno, and T. Hanyu: Ext. Abstr. Solid State Devices and Materials (2008) 274




Fig. 1 Fabricated MTJ: (a) SEM image of a MTJ resist pattern of $60 \times 180\text{nm}^2$ (b) SEM image of a MTJ resist pattern array (c) Cross-sectional SEM image of the MOS transistors, metal wires which are fabricated with $0.14\mu\text{m}$ CMOS process and MTJs which are stacked over the 3rd metal layer [2] (d) Cross-sectional TEM image of MgO barrier MTJ with CoFeB/Ru/CoFeB SyF free layer [1]




Fig.2 R-I characteristic of the MTJ integrated on CMOS. R_p and TMR ratio are $1.53\text{k}\Omega$, 138% respectively.




Fig.3 I-V characteristic. The MTJ can be switched by bias voltage of $+0.7\text{V}/-0.6\text{V}$.




Fig.4 Bias voltage dependence of output voltage ΔV .




Fig.5 Resistance versus pulsed current density loop at $\tau_p = 1\text{ms}$.




Fig.6 Critical current density J_c as function of $\ln(\tau_p/\tau_0)$. R-J measurements were performed five times.




Fig.7 Photograph of CMOS/MTJ integrated IC constructed with MTJ and write transistors.




Fig.8 Transient current during the write operation. Switching from AP to P is successfully demonstrated. Write current is driven by the write transistors.

Table 1 Device Process and Structure.

CMOS Process	Front-End	$0.14\mu\text{m}$, 1-poly gate
Back-End		4-metal
MTJ Process	MTJ size	$60\text{nm} \times 180\text{nm}$
	Free Layer	$\text{Co}_{20}\text{Fe}_{60}\text{B}_{20}/\text{Ru}/\text{Co}_{20}\text{Fe}_{60}\text{B}_{20}$
	Tunnel Barrier	MgO
	Fixed Layer	$\text{Co}_{20}\text{Fe}_{60}\text{B}_{20}$
	Annealing Temperature	325°C

Table 2 MTJ Features.

Parameter	Value
TMR ratio	138%
R_{AP}	$3.63\text{k}\Omega$
R_p	$1.53\text{k}\Omega$
J_{c0}^{ave}	$7.7 \times 10^6\text{A}/\text{cm}^2$
$ J_{c0}^{AP \rightarrow P} $	$6.5 \times 10^6\text{A}/\text{cm}^2$
$ J_{c0}^{P \rightarrow AP} $	$9.0 \times 10^6\text{A}/\text{cm}^2$
$E/k_B T$	32
ΔV	500 mV