High Performance ZnO Thin-Film Transistors Using High-κ TiHfO Gate Dielectrics

Nai-Chao Su1, Chin-Chuan Huang1, Yu-Han Chen1, Chen-Kuo Chiang1, Hao-Yuan Huang1, Chien-Hung Wu2, Abert Chin3, Shui-Jinn Wang1*

1Institute of Microelectronics, Dept. of Electrical Eng., National Cheng Kung Univ., Tainan, Taiwan
2Dept. of Microelectronics Eng., Chung Hua Univ., Hsinchu, Taiwan
3Dept. of Electronics Eng., Nat’l Chiao-Tung Univ., Univ. System of Taiwan, Hsinchu, Taiwan
*Phone: +886-6-2757575-62351, Fax: +886-6-2763882, E-mail: sjwang@mail.ncku.edu.tw

1. Introduction
ZnO-based TFTs have attracted much attentions due to their good device performance, low cost, and potential to realize transparent and flexible active circuits. However, most of ZnO TFTs suffered from high threshold voltage (V_T), poor subthreshold swing (SS), and high operation voltage, setting a limit on their applications. These issues mainly result from the use of low dielectric materials (such as SiO_2) which usually leads to poor gate control on the channel current. Recently a lot of efforts are made to find suitable material for gate dielectrics of ZnO TFTs [1]-[4]. In this study, firstly, we integrated high-κ TiHfO material into ZnO TFTs for its high dielectric constant [5][6] and a promising result of low VT of 0.34 V, small SS of 0.23 V/dec, good Ion/Ioff ratio of 10^5, and high mobility of 2.1 cm^2/V-s had been achieved even its channel layer was fabricated at room temperature by a simple sputtering method. These devices also showed low V_T of 0.34 V, small SS of 0.23 V/dec, and good Ion/Ioff ratio of 10^5. Table 1 summarizes the comparison of ZnO-based TFTs with variant unconventional dielectrics. The performance of our devices compares well with that for other devices and shows a higher mobility, smaller SS, larger Ion/Ioff ratio, and comparable V_T.

2. Experiments
Figure 1 shows the process flow of the ZnO TFTs using conventional bottom-gate structure. A Si wafer with a 500-nm-thick wet oxide on it was used as the substrate. Then a 50-nm-thick TaN layer was deposited by reactive sputtering as the bottom gate electrode. It is followed by a 50 nm TiHfO film deposited by RF co-sputtering using TiO_2 and HfO_2 targets in a gas mixture ratio of O_2/Ar of 1/10 sccm/sccm[6]. The prepared samples were subjected to a post deposition annealing (PDA) in oxygen ambient at 300–600°C to evaluate the temperature influence on the high-κ defects and device characteristics. After that, a 40-nm-thick ZnO film was deposited by sputtering at room temperature. Finally, 500 nm Al was deposited by thermal coater to form the source and drain. Note that all device patterns were defined through shadow masks and Metal-insulator-metal (MIM) capacitors were also fabricated to estimate the gate capacitance and leakage current.

3. Results and Discussions
Figures 2 and 3 show the C-V and J-V characteristics of the prepared TaN/TiHfO/Al MIM capacitors. It is seen that PDA at 500°C yielded the highest capacitance and lowest leakage current. From the highest capacitance of 7 fF/μm^2 and the physical thickness of 50 nm, we estimated this TiHfO dielectric has a high κ value up to 40 which should much benefit the driving current of ZnO TFTs. However, capacitors with high-κ material annealed at 600°C reveal abnormal capacitance and leakage characteristics (not shown) because the bottom TaN gate couldn’t survive in the high temperature and long time O_2 ambient. Figure 4 shows the XRD analysis of TiHfO films annealed at different temperatures. Obviously, in the range of 300–600°C, these high-κ films remain in amorphous state, which is helpful to reduce the gate leakage current. Nevertheless, the lower annealing temperature causes two orders of magnitude higher leakage current than the best condition at 500°C. This could be attributed to the unrepaird oxygen defects at low temperature treatment more than that at relative high temperatures, which is evident in the XPS analysis shown in the inset of Fig. 4. In Fig. 5, we compared the Ion/V_T characteristics of ZnO TFTs with its dielectrics annealed at different temperatures in the range of 300–600°C. In the reversed bias region, the leakage current raises two orders higher of magnitude for the lower-temperature treated cases. Still, the devices with 600°C-annealed-dielectric shows failed characteristics because of the degradation of the bottom TaN gate. Figure 6 and 7 show the well-behaved output and transfer characteristics of ZnO TFTs with the TiHfO dielectric annealed at optimum temperature of 500°C. We extracted the basic performance index of TFTs from the transfer characteristics curve shown in Fig. 7. High mobility of 2.1 cm^2/V-s had been achieved even its channel layer was fabricated at room temperature by a simple sputtering method. These devices also showed low V_T of 0.34 V, small SS of 0.23 V/dec, and good Ion/Ioff ratio of 10^5. Table 1 summarizes the comparison of ZnO-based TFTs with variant unconventional dielectrics. The performance of our devices compares well with that for other devices and shows a higher mobility, smaller SS, larger Ion/Ioff ratio, and comparable V_T.

4. Conclusions
High performance bottom-gate TFTs with ZnO channels with a high mobility, low V_T, small SS, and good Ion/Ioff ratio have been successfully developed with high-κ TiHfO dielectrics. The mobility, V_T, SS, and Ion/Ioff are 2.1 cm^2/V-s, 0.34 V, 0.23 V/dec, and 10^5, respectively.

Acknowledgements
This work was supported by the National Science Council (NSC) of Taiwan, Republic of China, under contract No. NSC 98-2218-E-216-002, NSC 97-2218-E-009-005, NSC 97-2120-M-009-008, NSC 96-2221-E-006-081-MY2, and NSC 96-2221-E-006-285-MY3.

References
50 nm TaN gate electrode deposited on SiO$_2$/Si substrate by reactive sputtering
50 nm TiHfO deposited by co-sputtering using TiO$_2$ and HfO$_2$ targets
40 nm ZnO channel deposited by sputtering at room temperature
300 nm Al deposited by thermal coater as the source/drain

Fig. 1. Schematic cross section diagram and process flow of ZnO TFTs with the high-$\kappa$ TiHfO as dielectric.

Fig. 2. MIM C-V characteristics of TaN/TiHfO/Al capacitors with the high-$\kappa$ dielectric annealed at different temperatures.

| Post Annealing Temperature (°C) | Ti (at%) | Hf (at%) | O (at%) |
|---------------------------- ---|---------|---------|---------|
| 300°C                     | 25.8    | 13.3    | 60.9    |
| 400°C                     | 23.8    | 13.2    | 62.9    |
| 500°C                     | 22.2    | 12.7    | 65.0    |
| 600°C                     | 22.7    | 14.1    | 63.2    |

Fig. 3. Leakage current comparison of TaN/TiHfO/Al capacitors for different high-$\kappa$ annealing temperatures.

Fig. 4. XRD analysis of TiHfO with different annealing treatment. The inset shows the atomic composition ratio from XPS analysis.

Fig. 5 I$_D$-V$_G$ characteristics of ZnO TFTs with the TiHfO gate dielectric annealed at different temperatures.

TABLE. 1. Characteristics comparison of ZnO TFTs with variant dielectrics.

<table>
<thead>
<tr>
<th>Dielectric (nm)</th>
<th>TiHfO (50)</th>
<th>CeSiO$_x$/PVP(50/45)[1]</th>
<th>Al$_2$O$_3$</th>
<th>P(VDF-TrFE)/PVP(200/30)[3]</th>
<th>AlO$_x$/TiO$_x$/AlO$_x$(22)[4]</th>
</tr>
</thead>
<tbody>
<tr>
<td>C$_i$ (nF/cm$^2$)</td>
<td>700</td>
<td>90</td>
<td>30</td>
<td>26</td>
<td>220</td>
</tr>
<tr>
<td>$\mu_{off}$ (cm$^2$/V-s)</td>
<td>2.1</td>
<td>0.48</td>
<td>0.75</td>
<td>0.3</td>
<td>0.66</td>
</tr>
<tr>
<td>V$_{th}$ (V)</td>
<td>0.34</td>
<td>0.3</td>
<td>1.3</td>
<td>-1</td>
<td>0.2</td>
</tr>
<tr>
<td>SS (V/dec)</td>
<td>0.23</td>
<td>1</td>
<td>1.27</td>
<td>2.5</td>
<td>0.5</td>
</tr>
<tr>
<td>I$<em>{on}$/I$</em>{off}$</td>
<td>10$^5$</td>
<td>5x10$^3$</td>
<td>1.2x10$^3$</td>
<td>10$^5$</td>
<td>5x10$^3$</td>
</tr>
</tbody>
</table>

Fig. 6. I$_D$-V$_D$ characteristics of ZnO TFTs with the TiHfO gate dielectric annealed at 500°C.

Fig. 7. I$_D$-V$_G$ characteristics of ZnO TFTs with the TiHfO gate dielectric annealed at 500°C.